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ABSTRACT  
   
Data centers connect a larger number of servers requiring IO and switches with low 
power and delay. Virtualization of IO and network is crucial for these servers, which run 
virtual processes for computing, storage, and apps.  
We propose using the PCI Express (PCIe) protocol and a new PCIe switch fabric 
for IO and switch virtualization. The switch fabric has little data buffering, allowing up to 
512 physical 10 Gb/s PCIe2.0 lanes to be connected via a switch fabric. The switch is 
scalable with adapters running multiple adaptation protocols, such as Ethernet over PCIe, 
PCIe over Internet, or FibreChannel over Ethernet. Such adaptation protocols allow 
integration of IO often required for disjoint datacenter applications such as storage and 
networking.  
The novel switch fabric based on space-time carrier sensing facilitates high 
bandwidth, low power, and low delay multi-protocol switching. To achieve Terabit 
switching, both time (high transmission speed) and space (multi-stage interconnection 
network) technologies are required. In this paper, we present the design of an up to 256 
lanes Clos-network of multistage crossbar switch fabric for PCIe system. The switch core 
consists of 48 16x16 crossbar sub-switches. We also propose a new output contention 
resolution algorithm utilizing an out-of-band protocol of Request-To-Send (RTS), Clear-
To-Send (CTS) before sending PCIe packets through the switch fabric. Preliminary power 
and delay estimates are provided.  
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CHAPTER 1 
INTRODUCTION 
1.1 Motivation 
As the foundation of the nation's information infrastructure, data centers have been 
growing rapidly in both number and capacity to meet the increasing demands for highly 
responsive computing and massive storage. They are large facilities may contain thousands, 
or even millions of servers with significant inter-node bandwidth requirement for 
applications such as storage area network, cloud computing, enterprise networking, and 
Internet access. The cost of data centers has become one of major social and economic 
concerns. It has been reported that the energy consumption in data centers has increased 
400% over the past decade [1] (reaching a value of 60 TWh/y (Tera Watt hour / year) in 
2006). Moreover, data center energy cost is approaching total hardware cost [2-3]. The 
carbon footprint of data centers contributes to global warming. People become more aware 
of the needs of “go green” for data centers. From both economic and environmental 
perspectives, reducing energy consumption in data centers is appealing. 
Virtualization has been touted as the major method for reducing data center power 
consumption. For example, server virtualization, a technology for partitioning one physical 
server into multiple virtual servers, could reduce hardware and power requirement of 
servers by as much as 80% [4].  Figure 1.1 shows the diagram of an Intel x86 server runs 
multiple virtual servers. Each of these virtual servers can run its own operating system and 
applications, and perform as if it is an individual server. This makes it possible, for example, 
to complete development using various operating systems on one physical server or to 
consolidate servers used by multiple business divisions. 
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Figure 1.1 One example of Intel x86 server virtualization 
 As server virtualization has matured, its value proposition has developed from 
being simply a server consolidation case to being a key component and enabler of improved 
business continuity and agility. But there are also many operational and management issues 
that must be understood and addressed. For example, host bandwidth requires careful 
consideration when designing a virtual server infrastructure: while a single gigabit Network 
Interface Card (NIC) might be sufficient for a single server, multiple NICs are required on 
a single virtual server to provide sufficient bandwidth [5] for hosting applications such as 
databases, and storage networks. In addition, resources make most efficiently use of the 
relatively abundant bandwidth of the NIC within a server which can also be used by other 
servers when applications on that server are idle. In this dissertation, we aim to provide a 
system-level solution to alleviate the I/O performance constraints caused by I/O bottleneck 
and network intensive applications.  
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1.2 I/O in Servers 
I/O can be defined as all components and capabilities that provide the CPU, and 
ultimately the business application, with data from the outside world. IO enables 
communication with other computers, storage, and clients. 
I/O in a typical server consists of: 
 Ethernet Network Interface Cards (NICs), which enable communication 
with clients and Internet such as Gigabit Ethernet, and 10G Ethernet. 
 Host Bus Adapters (HBAs), which provide connectivity into computer data 
storage networks such as Fibre Channel. 
 Graphic Processing Units (GPUs), which accelerate applications and 
processing performance in servers such as NVIDIA Tesla GPUs [6]. 
 Direct Attached Storage (DAS), which provides nonvolatile storage for 
local disk, operating system, and server CPUs. 
 Cables, adapters, and network infrastructures, which are required to 
interconnect servers in a data center. Each server may has its own set of I/O 
components. 
Figure 1.2 shows the I/O components in a server. Unlike “Moore’s Law” (doubling 
transistor density approximately every two years) for CPU capabilities, I/O performance is 
determined by more than just transistor density. IO has lagged behind CPU performance, 
particularly in terms of cost. Nowadays, I/O components can account for more than half of 
cost of server hardware.  
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Figure 1.2 Server I/O components 
 
1.3 I/O Issues in Virtualized Servers 
For virtualized servers, the “amount” of CPU overhead is directly proportional to 
the “amount” of performed I/O processing [7-8]. Figure 1.3 shows two popular I/O models 
in Xen and VMware ESX Servers. In ESX (and Xen in its original design [9]), the 
hypervisor itself contains device driver code, providing safe and shared access for I/O 
hardware (see Figure 1.3(a)). In the Xen architecture [10], unmodified device drivers are 
hosted and executed in isolated “driver domains” (see Figure 1.3(b)). In both models, I/O-
intensive scale-up applications have performed poorly due to the performance cost of a 
software I/O virtualization layer either in the hypervisor or in an extra driver domain. 
Significant CPU overhead may be required by the server to implement a virtual software-
based switch that routes packets to and from the appropriate Virtual Machines (VMs). This 
CPU overhead can reduce the maximum throughput on an I/O component. As an example, 
extensive testing has shown using device emulation that a 10Gbps Ethernet controller can 
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achieve a maximum throughput of 4.5 to 6.5 Gbps (the range varies with the architecture 
of the server being tested on) [11]. 
 
Figure 1.3 VMware I/O models 
 
One proposed solution is to provide selected virtual machines (VMs) with direct 
access to I/O devices through a mechanism such as an SR-IOV [11] or by dedicating 
specific adaptors to specific VMs. One concern with direct assignment is limited scalability 
as a physical device can only be assigned to one VM. For example, a dual port NIC allows 
for direct assignment to two VMs (one port per VM). However, there is a fundamental limit 
to the number of I/O devices that can be placed in one system. 
Consider a fairly substantial server of the near future with 4 physical CPU’s and 12 
Cores per CPU. If one VM is used per core, we may have to potentially 48 VM’s running. 
If we wanted to have Direct Assignment to each of those VM’s, we would need 48 physical 
ports which is impractical. 
A second issue is that the highly increased utilization of CPUs in a virtualized 
server requires an increase in the I/O bandwidth to support applications. With CPUs such 
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as Intel’s Xeon® 5500 (Nehalem) that are capable of handling more than 40 Gb/s, multiple 
1Gb Ethernet (1 GbE) and 2Gb FibreChannel (FC) ports are not sufficient to keep the 
processors fed with data. As a result, we need high-performance I/O solutions, such as 10 
Gb/s Ethernet or 8Gb/s FC. These technologies are expensive—not just in the cost of the 
adaptors, but also for the networking infrastructure to support them. Particularly for 
Ethernet, the significant increase in costs associated with this 10X increase in bandwidth 
required has resulted in severe I/O bottleneck in virtualized servers. 
The pain of this bottleneck is exacerbated for end users building highly virtualized 
cloud computing data centers, because typical applications vary widely in their I/O 
requirements for both bandwidth and connectivity. It is difficult to create an application-
agnostic server platform without sacrificing cost efficiency.  
 
1.4 Multi-server I/O Virtualization 
One solution proposed to address these issues in data centers is through multi-server 
I/O virtualization (IOV). Servers provide connectivity and bandwidth to clients, other 
servers, networked storage, and local direct attached storage (DAS). Instead of providing 
each server with dedicated adapters, cables, network ports, and disks. We can have multi-
server IOV separates the physical I/O resources from the servers. I/O from multiple servers 
can be consolidated into an IOV switching system. In Figure 1.4, I/O components are 
separated from data center servers so that the server can be converted into pure compute 
resources. Figure 1.5 shows the consolidation of multiple I/O resources into a single IOV 
appliance, possibly as a Top-Of-Rack (TOR) IOV switching system for sharing I/O devices 
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among servers. The last step of IOV is to create virtual I/O resources that look the same to 
the server software as the original physical I/O resources as shown in Figure 1.6.  
Server rack
 
Figure 1.4 Separate I/O from servers 
Switch chip
Server rack
 
Figure 1.5 Consolidate I/O into an IOV system 
8 
 
Switch chip
Server I/Os
Create virtual I/O
 in servers
Server rack
TOR switch
 
Figure 1.6 Create virtual I/O in servers 
 
The key benefits of multi-server IOV in data centers have been summarized as 
following. 
 Hardware cost, power, and floor space reduction 
I/O component cost accounts for almost half of the acquisition cost of system 
hardware. IO is poorly utilized due to the variable requirements of different applications. 
Using I/O visualization, the number of I/O components can be significantly reduced 
compared to a non-virtualized system for a given workload, making the system more cost, 
space, and power efficient, saving more floor space, and extending the life of data centers.  
 Management simplification and dynamic configuration agility 
I/O resources consolidated into a single IOV appliance make the system much 
easier to manage. Server configuration can be transformed from a hands-on, lights-on 
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manual operation into a software operation suitable for remote or automated management. 
System administrators can assign any I/O type, bandwidth, and connectivity to any server 
within seconds without physically touching any hardware.  
For example, an I/O-intensive application such as Database Management System 
(DBMS) can be hosted on a VM since the server can be dynamically reconfigured to have 
multiport 4G/b FC connectivity to the Storage Area Network (SAN) and multiport 10G/b 
Ethernet connectivity to other servers. It is practical to assign dedicated or direct access 
I/O to any VM requiring high I/O throughput. The original physical build and configuration 
of the server are no longer constraints on the type of application that can be hosted.   
 Rapid adoption of new CPU and I/O technologies 
CPU and I/O technologies have been evolving at different rates. New powerful, and 
cost/power effective CPUs are introduced typically every nine months while a new I/O 
technology generation comes only every three to five years. The separation of I/O from the 
computing resources (CPU and memory) in series enables new CPUs to be introduced 
quickly without disrupting the I/O subsystems. Similarly, new I/O technologies can be 
introduced as soon as they are available. Since these new high-cost and high-performance 
I/O adapters are shared across multiple servers, their introduction cost can be significantly 
reduced compared with today’s data center model.  
 
1.5 Needs for a Universal Switching System 
The benefits of IOV and its applications have been emphasized in the previous 
sections. There are also specifications under development within the PCI SIG [12] to 
enable IO virtualization (IOV). The Multi-Root IOV specification [13] is for multiple 
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physical servers to share an IO device across a PCI Express (PCIe) IO switch. The PCIe 
IO devices and PCIe switches that support the Multi-Root IOV specification are said to be 
Multi-Root Aware (MRA). The Address Translation Services specification [14] translates 
the memory address mapped between a shared IO device and each of the servers sharing 
the device.  
Even with these benefits and specifications, a set of components and system-level 
architectural methods are still needed to implement such competitive solutions. What is 
lacking is a universal switching system that serves as a hardware and software 
implementation for IOV. Such switching system should be carefully characterized and 
designed in the following aspects.  
 High throughput and large number of ports 
Modern data centers serve thousands of servers with Terabits of aggregate 
throughput. The first and most important concern of designing such switching system is 
the throughput. As a result of IO consolidation, multiple high-speed IO devices are 
connected and switched in the system. For example, with a number of 32 10G Ethernet 
NICs and 16 32G FibreChannel HBAs, the throughput requirement of the system can easily 
reach Terabits per second (Tbps) range.  
The number of port count determines the total capacity of the system. Served as the 
central IO resource for all servers, such switching systems interconnect as many IO devices 
as possible. 
 Multi-protocol over PCIe 
The default I/O interconnect in volume servers is PCI. Server chipset and I/O 
devices use PCI as their common interface since the early 1990s. The introduction of PCI 
11 
 
Express (PCIe) [15] in 2004 has enabled this interface to reach beyond the confines of the 
server motherboard, and it can now be run over backplane and cables. Today, all volume 
servers and I/O devices support PCIe. As a result, the PCIe protocol is preferred as the I/O 
interconnect protocol in the switching system. PCIe does not require any extra adapters or 
interfaces to other interconnects, such as InfiniBand, 10Gb Ethernet or FibreChannel. The 
virtualization of PCIe over long distance through protocols such as internet PCIe (iPCIe) 
[51] can render the entire Internet as a single PCIe net, with all devices in the Internet 
addressable by the PCIe protocol. 
 Low power consumption 
As the number of ports grows, power consumption become more and more severe 
as it often limits the scalability of the high fan-in switch fabric. We note that power 
dissipation issues have grown to the level where they become a first order of design 
win/loss in the data center switch fabrics. Therefore, certain technique is needed to reduce 
the power consumption of the switch fabric to increase the size of the switching system.  
 Low latency 
Latency is another key metric of performance in IO virtualization because it directly 
impacts processor idle time, memory and I/O access time. A SAN or I/O network typically 
requires a latency of 4 to 10µs. Such switching system needs to be designed to minimize 
the switching latency.  
 Fast arbitration 
Arbitration logic in PCIe switching fabric is used for determining packets to be 
routed from a specific virtual channel (input buffers) or port at a certain time. Consider two 
40-byte packets to be routed from two 256 Gb/s links to a single 256 Gb/s link, the 
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arbitration logic has only 1.25ns to solve the contention. The contention resolving time 
becomes smaller when the number of ports increases. In such switching system, fast 
arbitration logic is needed to solve large number of ports contention.   
 IOV management software 
The proposed switching system should provide out-of-band management of the 
PCIe switching and virtualization capabilities and an execution platform for an I/O 
vendor’s standard management tools. 
 
1.6 PCI Express and PCIe Switch 
We choose PCIe protocol as the interconnect protocol to build a universal switching 
system. In this section, we describe relevant background on PCI Express and address issues 
in PCIe switch architecture. 
PCI Express is a point-to-point full-duplex high-speed, high-performance, low 
latency packet-based serial I/O interconnect [15]. Full-duplex signifies transmit and receive 
independent signals. Point-to-point represents a transmitter of a chip connecting directly 
to a receiver of another chip. A PCI Express “link” is a physical connection between two 
devices. A “lane” is a pair of differential lines for transmitting and receiving signals. A PCI 
Express interconnect consists of either x1, x2, x4, x8, x12, x16 or x32 lanes of a point-to-
point link. For example, an x1 link consists of 1 lane or 1 differential signal pair in each 
direction for a total of 4 wires. 
A typical PCI Express system is shown in Figure 1.7. PCI Express applies a 
hierarchical tree structure with a single “Root Complex” located on the top level. In a 
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conventional server computer, the PCIe root (or root complex) is typically implemented in 
a chipset that also interfaces to processors and memory in a single-root topology. 
Applications
Applications
OS
Processors Memory
Root Complex
I/O Switch
End Point End Point
System 
Software
System 
Hardware
Resources
I/O
Domain
Device
Resources
Network
Connectivity
Ethernet FibreChannel
 
Figure 1.7 A typical PCI Express system 
 
A device, such as a network interface controller (NIC), is also called an Endpoint. 
Endpoint devices can be connected directly to the Root Complex or through an IO Switch. 
An IO switch can also connect to other IO switches or devices on its downstream ports. 
Since the PCIe physical layer is a point-to-point full-duplex serial protocol, a PCIe link 
connecting to each PCIe port has independent transmit and receive paths, called lanes. 
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PCIe packets flow on these lanes in only one direction. The packet flow direction towards 
the root is called upstream, and the opposite direction is called downstream. The internal 
switch consists of multiple virtual PCIe bridges, which connect different ports. A system 
could have up to 256 PCI Express lanes. 
The PCIe switch, as a core part for PCIe-based communications, is often limited in 
the number of lanes and lane capacity. The lane throughput of PCIe has been increased 
from 2.5 Gb/s (PCIe 1.0) to 8Gbps (PCIe 2.0) with 16Gb/s (PCIe 4.0) being planned [17]. 
As a result of increasing link bandwidth PCIe switches may become the bottleneck for 
PCIe interconnect network. In an environment of rapidly increasing data demand, the 
requirements for data switching often exceed Terabits per second (1Tb/s = 1012 bits/second) 
range in the near future. To achieve a PCIe network with a data capacity of 1Tb/s in PCIe 
2.0 requires an interconnection among 128 lanes (128 x 8 Gb/s = 1.024Tb/s). Most PCIe 
2.0 switch chips today are limited to 96 lanes with a switching capacity of 768 Gb/s [18-
20]. 
Figure 1.8 shows the functional diagram of a generic PCIe 2.0 switch with 64 lanes 
and 16 ports. Each port consists of x1/x2/x4/x8 lanes of PCIe bus which can provide a full-
duplex data link of 10/20/40/80Gb/s respectively. PCIe packets are processed through the 
Physical Layer (PL), Data Link Layer (DLL) and Transaction Layer (TL) before being sent 
to the switch core. The switch core buffers Transaction Layer Packets (TLP) and routes 
them in the crossbar switch fabric according to the control by the Port Arbitration and 
Scheduler. The 3-layer PCIe protocol IO interface has to be implemented at every port for 
the switch to operate at Transaction Layer. As the number of ports grows, these PCIe logic 
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circuits could significantly impact the scalability of PCIe switches in terms of circuit size 
and power consumption. 
16-Port Switch Core
Transaction 
Layer
Data Link 
Layer
Physical 
Layer
x1/x2/x4/x8
Port Arbitration/ 
Scheduler
Packet Buffer/ 
Routing Memory
High Performance 
Crossbar Switch Fabric 
Power/ Clock
Mangerment
Transaction 
Layer
Data Link 
Layer
Physical 
Layer
x1/x2/x4/x8
Transaction 
Layer
Data Link 
Layer
Physical 
Layer
Transaction 
Layer
Data Link 
Layer
Physical 
Layer
x1/x2/x4/x8 x1/x2/x4/x8
Transaction 
Layer
Data Link 
Layer
Physical 
Layer
x1/x2/x4/x8 x1/x2/x4/x8 x1/x2/x4/x8 x1/x2/x4/x8
Transaction 
Layer
Data Link 
Layer
Physical 
Layer
Transaction 
Layer
Data Link 
Layer
Physical 
Layer
Transaction 
Layer
Data Link 
Layer
Physical 
Layer
 
Figure 1.8 A functional diagram of PCIe 2.0 packet switch 
 
Figure 1.9 shows the estimation of power consumption sources in a generic PCIe 
switch. The majority of the power is being dissipated in the 3-layer PCIe protocol. The next 
two major components are the crossbar switch fabric and port arbitration. We further break 
down the energy consuming sources in the 3-layer PCIe protocol. Transceivers, 
Serializer/Deserializer (SerDes), timing circuits and Logic Sub-block in Physical Layer 
require about 60% of the power consumption while DLL/TL data processing circuits weigh 
for 40%.  
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Instead of switching at the Transaction Layer, we propose to switch PCIe signal as 
it through the switch fabric. By removing the data processing blocks such as SerDes, Logic 
sub-block, and DLL/TL, we believe that at least 40% of power consumption can be saved 
in the proposed switching system. 
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Figure 1.9 Estimation of power consumption sources in a generic PCIe switch 
 
Latency is the delay between starting and completing an action. For a switch, it’s 
the time between the start-of-packet (SoP) symbol on an input pin and the SoP symbol on 
an output pin for the same packet forwarded through the switch. From an endpoint’s 
perspective, the latency includes the packet transmission time, since it can’t use the data 
until it has seen the cyclic redundancy check (CRC) at the end and checked for errors. A 
PCIe switch’s latency can be decomposed into store-forward or cut-through latency, switch 
fabric latency and queuing latency. The store-forward or cut-through latency is the time 
required to receive the packet header and check the CRC at the end. This latency depends 
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on the packet length, link width and memory write/read speed. The switch fabric delay is 
the length of time for a packet to traverse an otherwise empty switch and is solely a function 
of the switch’s design. The queuing latency depends to a large extent upon the traffic 
pattern but can also be dependent on flow control credits, as well as the switch’s arbitration 
and scheduling policies. Figure 1.10 shows the estimate of latency sources in a generic 
PCIe switch with one lane link width and a minimum packet size of 128 bytes. In the 
proposed switching system, by using out-of-band control algorithm, memories and buffers 
are removed from the system. Switching latency is largely reduced in the system.  
Switch fabric 
latency
Queuing latency
Store-forward or
Cut-through 
latency
 
Figure 1.10 Estimation of latency sources in a generic PCIe switch 
 
1.6 Contributions 
In this dissertation, we attempt to address the issue of designing and implementing 
PCIe switch with large number of input/output ports by presenting the design of a multi-
protocol switching system for IOV. This multi-protocol switching system serves as a TOR 
switching appliance for servers in datacenter. PCI Express, as the default I/O protocol in 
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servers, is deployed as the interconnect protocol in the system. The proposed switch fabric 
interconnects 256x256 PCIe 2.0 lanes, which can provide a throughput of 2.05Tb/s.  
In the proposed switching system, PCIe signals are transmitted as it through the 
switch fabric. Instead of switching at Transaction Layer, PCIe packets are routed just above 
Physical Layer. By removing the 2-layer PCIe protocol from the switch fabric, much of 
signal processing delay and power consumption are saved in the system. 
Compared with conventional serial link interfaces, we adapt asymmetric serial link 
design to further reduce the power, noise coupling and latency introduced through the high 
fan-in switch fabric. Timing recovery circuitries are moved from the switch fabric to the 
port chips, which interface with the high fan-in switch chip. 
We propose to use a multi-stage Clos network to build the switch fabric. Carrier 
sensing is performed in a stage-by-stage manner. If a carrier is sensed in any one of the 
stages, collision avoidance is exercised via delayed or alternative transmission. Queuing 
analysis is performed to evaluate the network. 
A new multi-stage output contention resolution algorithm is proposed in this 
dissertation. The algorithm groups carrier sensing and applies contention resolution 
recursively basis on a first-come-first-server or round-robin manner. It utilizes an out-of-
band protocol of Request-To-Send (RTS), Clear-To-Send (CTS) before sending PCIe 
packets through the switch fabric, extended to multiple stage of the Clos network. The 
switch fabric is compact with small interconnect length.  
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1.7 Organization 
The remainder of this dissertation is organized as follows.  
In Chapter 2, we give an overview of Time-Space Carrier Sensing Multiple 
Accessing (CSMA/TS) multi-stage switching network employed in our proposed 
switching system. We then provide queuing analysis for CSMA/TS algorithm. 
The proposed switching system and protocol is discussed in Chapter 3. We first 
give an overview of the proposed switching system and then describe its building 
components and control architecture in detail. We show that the switching system 
addresses the issues of large-capacity PCIe switches outlined in Chapter 1. 
In Chapter 4, we present our hardware design and implementation of a peripheral 
switch access card and an asymmetric serial link used in the switching system. In Chapter 
5, hardware design of each components in the switch fabric is discussed and presented in 
detail. Floor plan design of a 256x256 Clos network switch fabric is also described in the 
chapter.  
Simulation results and analysis are shown in Chapter 6. We first demonstrate the 
operation of the switching system including establishing and releasing connection between 
two ports.  Performance of the system is then analyzed to shown reduced latency and power 
consumption compared with existing commercial PCIe switch chips. Chapter 7 concludes 
the dissertation and outlines future work. 
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CHAPTER 2 
CARRIER SENSING MULTIPLE ACCESING TIME AND SPACE 
In this chapter, we descript the network architecture used for the proposed 
switching system. We first introduce a Carrier Sense Multiple Access Time and Space 
(CSMA/TS) protocol employed in the multi-stage switching network. Second, we provide 
the queuing analysis for the proposed CSMA/TS. 
 
2.1 CSMA/TS Multi-stage Switching Network 
Carrier Sense Multiple Access (CSMA) is a protocol in which a communication 
node senses the presence or absence of a carrier on a transmission medium before attempts 
to transmit. There are two widely known techniques that extend the CSMA protocol [21].  
First, we have Carrier Sense Multiple Access with Collision Detection (CSMA/CD). 
In this modification a node follows the basic CSMA protocol - verifying the medium is not 
busy before transmitting, but with the enhancement that after a node begins transmitting, 
it must monitor the medium to detect a collision. A transmitting node may detect a collision 
using any techniques, typically involves comparing transmitted data to received data. If 
they are different, a collision is assumed and a jamming signal is transmitted immediately. 
The jamming signal causes any conflicting nodes to stop their transmission and back off 
by random amounts of time before reattempting transmission.  
Second, we have Carrier Sense Multiple Access with Collision Avoidance 
(CSMA/CA). This modification requires a handshake before transmission. The 
transmitting node issues a Request-to-Send (RTS) and must receive back a Clear-to-Send 
(CTS) from the intended receiving node before beginning a transmission. The handshake 
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serves as a notification to all other nodes to refrain from transmitting, thus avoiding 
collisions. This extension to the CSMA protocol is primarily intended for use with wireless 
transmission media where CSMA/CD would not work because it is a node cannot listen 
while transmitting, enhance failing to detect a collision. 
Both CSMA/CD and CSMA/CA utilize timing (temporal switching) of the 
transmission to avoid collision. A third technique, called Carrier Sensing Multiple Access 
in Time-Space (CSMA/TS) [48], was introduced to utilize spatial switching to avoid 
collision. Through CSMA/TS, carrier sensing is performed Step-By-Step (SBS) for 
multiple links in a path and possibly over alternative paths. Hence carrier sensing is 
performed not only in time, but also in the space of multiple links and multiple paths. 
In CSMA/TS, the end-to-end connection established between two nodes involves a 
number of Cross Bar Switches (CBS) that are interconnected in stages to form a Multi-
stage Interconnection Network (MIN). One example of multi-stage switching network is 
shown below. 
In Figure 2.1, a three-stage CBS is presented. Packages are routed through the MIN 
in two possible paths (either the thick black route or the dashed route). For example, input 
node 5 may choose the black route labeled “ABCD”. It then establishes the path step-by-
step by carrier sensing the internal nodes. If a carrier is detected, it immediately tries the 
alternative dashed path. In that case, CSMA randomizes transmission over space. If a 
carrier is detected in the final node, no alternative path would work either, and CSMA then 
may have transmitted over time by carrier sensing the medium after a random delay. 
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Figure 2.1 An example of multi-stage switching network 
 
In a multi-stage switching network for CSMA/TS, there are two modes for 
controlling carrier sensing. First a persistent CSMA/TS-P for which links sensed idle are 
seized and not released even if downstream links are found busy. For example, in a two-
stage switching network in Figure 2.1, node 5 may seize the idle output 6. When it proceeds 
to sense output 8 in the next stage switch, it may sense a carrier as another input node may 
be sending data at the same time to node 11. The seized output 6 in the first stage is not 
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released, despite node 11 being sensed busy. Node 5 completes the connection when node 
11 is sensed idle later.  
Alternatively, a fast release CSMA/TS-FR may release links in an earlier stage 
should later stage links be found busy. In our example, output 6 in the first stage is released 
after node 11 is sensed to be busy. Another attempt to connect to output 11 is attempted 
after a random delay.  
 
2.2 Queuing Analysis for CSMA/TS 
We first analyze the Input Queuing (IQ) behavior single stage switch. We then 
analyze 2-stage switching network for the persistent and the fast release modes. We then 
analyze IQ behavior of 3-stage switching network, primarily for the persistent mode. 
Frames are assumed to arrive at each input as a Poisson process of rate λ, each 
requiring a transmission time X with a general distribution G(X) with mean 1/μ. We assume 
that carrier sensing, connection establishment, as well as fast release of circuits to take a 
relatively insignificant amount of time compared to the transmission time of a frame. This 
assumption of small SBS sensing overhead is made for simplifying analysis, and may hold 
true for large frame size and short distances between the end port and the switch fabric, or 
when carrier sensing is performed locally by each switch.  
If we maintain a First Come First Served (FCFS) discipline for each IQ, throughput 
is reduced due to Head-Of-Line (HOL) blocking. If we allow blocked HOL frames to be 
bypassed by later arriving frames, throughput does not suffer from HOL blocking and in 
most cases can approach 1 assuming the inputs are saturated and SBS sensing overhead is 
small. With some increase in complexity, HOL bypass can be implemented.  
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Classical throughput and delay analysis for CSMA/CD or CSMA/CD typically 
examines multiple nodes accessing a shared network. This corresponds to an M×1 switch 
for the general M×N switch we consider in the following. Throughput is limited primarily 
by delay in carrier sensing, which is dominated by signal propagation delay. 
 
2.2.1 Single Stage CSMA/TS with HOL Blocking 
We consider the simplest case of CSMA/TS using a single stage switch, i.e. an IQ 
crossbar with input queuing. 
It is well-known that an M×N IQ packet switches with HOL blocking reduces input 
saturation throughput to 0.586 for fixed length and slotted packets, for large M, N and M=N 
and assuming packets are equally likely for all outputs [48]. For Poisson packet arrivals 
and exponentially distributed packet lengths, it is also known that throughput is reduced 
further to ½ for large M, N and M=N. For M > N, the saturation throughput at the inputs 
decreases, while the throughput at the output (with saturated inputs) increases (approaching 
1 for M >> N). 
Figure 2.2 shows how a single stage IQ is modeled. Frames arrive at each input and 
queue in an input buffer. The frame at the HOL position is destined to say the output B. (It 
should be noted that subsequent frames may be destined to outputs other than B.) That 
frame requires a service time that is equal to the time spent in the Virtual Output Queue for 
output B (VOQB in the rectangular box in Figure 2.2). It should also be noted that the frame 
stays in the HOL position until it exits the rectangular box. 
The arrival rate to output B includes both the departure from IQ of concern and 
departures from other IQ’s for B. We represent the total arrival rate to VOQB as B . For 
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an M × N switch, we have NMB /  , assuming arrivals to the M inputs have the same 
rate and are equally likely to be destined for the N outputs. The time spent in VOQB is the 
service time for the HOL packet in the IQ.  
 
Figure 2.2 IQ Switches with HOL blocking 
 
As an example, consider exponentially distributed packet transmission time. Thus 
VOQB is an M/M/1 queue, for which the time spent in VOQB exponentially distributed with 
mean )/(1 B  . Therefore the service rate of the IQ (an M/M/1 queue) is B  . The IQ is 
stable if its arrival rate is smaller than its service rate, i.e.
B  . For an M × N switch 
for which packets are destined to all outputs with equal likelihood, NMB /   and hence
NM /  , or )/(/ NMN  . For M=N,  /  < 0.5. For M>N, per output throughput 
(with all inputs saturated) is 1)/(//  NMMNMB   for M >>N.   
The analysis is similar but more complex for frame transmission time not 
exponentially distributed, as VOQB becomes an M/G/1 queue. For fixed length frames, 
VOQB is the M/D/1 queue, with 585.022/   for large M=N.  
It should be noted that the throughput of around 50% calculated under the 
assumption of that the inputs are equally loaded and hence HOL blocking becomes the 
bottleneck. In practice, input traffic is uneven and light and throughput at the output can be 
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fully loaded individually. In practice, it is highly unlikely that all outputs are 
simultaneously fully loaded.  
The queuing model is applicable for calculating throughput of outputs for uneven 
traffic and skewed destination addresses at the inputs. This analysis is extended for IQ with 
2-stage and 3-stage CSMA/TS. Consider first the persistent case: 
 
2.2.2 2-Stage CSMA/TS-P 
We consider the queuing behavior of an IQ SS network for which a link sensed idle 
in the 1st stage is persistently held, even if the output in the 2nd stage is sensed busy. 
Passage through the IQ and SS network can be modeled as shown in Figure 2.3. 
The frame arriving at the HOL position requires a service time that is equal to the total time 
spent in 2 subsequent VOQ’s as contained in the oval shown in Figure 2.3. The first VOQA 
represents the queue of all frames contending for the same output A in the first stage switch. 
When the frame clears the VOQA, it joins VOQB which represents the queue of all frames 
contending for the same output B in the second stage switch. 
 
Figure 2.3 Multi-stage input queuing 
 
The two vertical arrows in Figure 2.3 represent arrivals to the respective VOQ from 
other inputs, with rates determined by the dimension of the network. Assuming as usual 
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equal likely destination addresses, total arrival rate to VOQA is 
2/ nmA    for 1
st stage 
switches each of size 2nm . For M×N switch, total arrival rate to VOQB is NMB /  . 
Thus we extend the queuing analysis similar to the single stage case. The packet 
service time for a packet at the HOL of VOQA is the system time for VOQB. The packet 
service time for a packet at the HOL of the IQ is the system time for VOQA. The arrivals 
to these queues remain Poisson, as the arrivals are multiplexed from many inputs. Thus we 
can apply M/G/1 Pollaczk Khinchin (PK) mean delay equation [48] for mean system time 
to compute packet service times. For general M/G/1 tandem VOQs as shown in Figure 2.3, 
the repeated application of the PK equation can be analytically tractable though 
complicated.  
As an example, consider transmission time as being exponentially distributed. The 
queues in the rectangular box as well as the oval of Figure 2.3 are both M/M/1 queues. It 
follows readily that the IQ would be stable if ])[( AB   . For the special case 
AB     (e.g. an N×N switch constructed as a 2-stage switches of the same size n×n 
with Nn  ), we have 3/1/  . Thus saturation throughput is reduced from 0.5 for a 
single stage IQ to 1/3 for the 2 stage case. This saturation throughput arguably is a modest 
reduction in throughput. 
 
2.2.3 2-Stage CSMA/TS-FR 
In this case, the 1st stage link that is idle is quickly released when the 2nd stage link 
is found to be busy. The queuing model is shown in Figure 2.4, which is different from that 
of CSMA/TS-P of Figure 2.3. 
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Figure 2.4 Queuing model for 2-Stage CSMA/TS-FR 
 
The first difference is that VOQA allows bypass of frames behind the HOL position 
if the frame at the HOL position is blocked for VOQB. This is a consequence of fast release, 
as frames contending for the same VOQA are not necessarily served in the order of arrival, 
since an earlier arrival may release output A to a later arrival to VOQA.  
The second difference is that VOQB has a waiting room for only 1 frame, namely 
the frame currently being transmitted to output B. When output B is busy, an arrival to 
VOQB is held at VOQA without entering VOQB.  
A simple analytical solution to this queuing system is unlikely to be found. We shall 
resort to simulation to evaluate its queuing behavior.  
CSMA/TS-FR should have better saturation throughput than CSMA/TS-P but 
worse than that of a single stage CSMA.  
 
2.2.4 3-Stage Switches With Signal Regeneration 
Three stage networks comprise the 1st and 3rd stage Access Switch and the 2nd stage 
Core Switch. We consider two cases of whether the signal is buffered and regenerated 
between the stages.  
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With buffering/regeneration, which is often the case for switched public network 
due to distance and a greater need for traffic aggregation, the 1st stage Access Switch 
performs the function of a multiplexer for which inputs may connect to any (but fewer) 
idle outputs. Likewise, the 3rd stage switch (which is also a 1st stage switch in folded 
networks) performs the function of demultiplexing to specific outputs. 
Analysis of queuing for the 1st stage can be treated as a multi-server queue with 
Poisson packet arrivals and exponentially distributed service time distribution. There is no 
HOL blocking. The analysis is straight forward with saturation throughput equal to 1.  
Analysis of queuing for the 2nd and 3rd stage switches can be treated as open acyclic 
queues for which analysis is also straight forward.   
 
2.2.5 3-Stage CSMA/TS-P or CSMA/TS-FR 
CSMA/TS-FR may seem to be more efficient because segments (B and C in Figure 
2.1) held at output of 1st and 2nd stage switches could be release if the output node is sensed 
busy. However, it has the disadvantage that an attempt to transmit must be done at a random 
time later, rather than waiting in a virtual output queue for the output node (node 11 in 
Figure 2.1). A VOQ can be locally managed at the switch for which the output node is 
connected to.  
In terms of analysis, 3-stage CSMA/TS-FR also has the difficulty we encountered 
for 2-stage CSMA/TS-FR. Hence we shall not present the analysis for 3-stage CSMA/TS-
FR, more for the reason that with 3 stages of spatial switching, internal blocking of links 
in the first 2 stages can be largely avoided. Classical switching theory has shown that circuit 
switching is strict-sense non-blocking should we have twice as many 2nd stage switches as 
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there are inputs to each 1st stage switch [48]. Also, a Clos network is rearrangeably non-
blocking should we have as many 2nd stage switches as there are inputs to each 1st stage 
switch [48].  
In our step-by-step approach to carrier sensing, we attempt an alternative path when 
the output segment of the 2nd stage switch (C in Figure 2.1) is sensed busy. The number of 
such attempts is random and can be modeled as a geometrically distributed random variable 
Na.  The mean of Na depends on link load inside the Clos network. Internal blocking occurs 
when all paths connecting the input node and output node are blocked. The probability of 
blocking which can be found using techniques described in [48] for circuit switching. 
Given sufficient number of 2nd stage switches (at least that required for 
rearrangeably non-blocking) and a reduced load (which is necessary as HOL blocking 
reduces throughput to around 50%), internal blocking is highly unlikely. At average link 
load of less than 50%, Na could be made small with high probability.  
Thus with the assumptions that internal blocking is unlikely and that delay due to 
attempts on alternative paths is negligible, the queuing behavior of 3-stage CSMA/TS is 
essentially dominated by output conflicts and HOL blocking similar to that of single stage 
CSMA/TS. Thus the same queuing analysis described earlier applies.  
Previous work [22] has been done to analyze the throughput comparison between 
multi-stage switching networks as shown in Table 2.1. 
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Table 2.1 Throughput comparisons of multi-stage switching networks 
Throughput (%) 
# of stages packet length 
distribution 
method TS-P TS-FR 
1 fixed analysis 58.6 - 
exponential analysis 50 - 
2 
exponential 
analysis 33.3 - 
simulation 35 40 
3 exponential simulation 40 45 
 
From the results, we found that the throughput of a three-stage network is greater 
than that of a two-stage network by 5% because of availability of multiple parallel paths 
through the switch fabric. Also, using Fast Release (TS-FR) mechanism increases 
throughput by 5% compared to the Persistent (TS-P) carrier sensing mechanism. This is 
due to releasing of intermediate links if the connection could not be completed, thus 
allowing other connections to proceed.  
In this dissertation, a three-stage Clos Network crossbar switch fabric is proposed 
and designed as the implementation of CSMA/TS Multi-stage switching network.  
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CHAPTER 3 
PROPOSED SWITCHING SYSTEM 
3.1 An Overview of Proposed Switching System 
In the proposed switching system, Switch Access Card sends and receives multi-
protocol packets in the PCIe signal format. After processing in the access card, these 
packets are switched within a physical plane of the switch without complex signal 
processing. The physical and control planes of the switch consume substantially less power 
than conventional Ethernet switch or Internet router since the PCIe signal is transmitted 
almost like an analog signal in the physical plane. The multi-protocol function of the switch, 
together with management plane functions, is performed by the switch access card. Since 
the major power consumption of the switch is in the line interfaces and their associated 
transmission function, we relegate most of the switch function to the interfaces. The 
resulting physical and control planes of the switch have very low power and delay.  
We show the physical architecture of the entire switching system in Figure 3.1. 
There are 16 Switch Access Cards (SAC) located at the peripheral area of a switch chip in 
the center of a Switch Board (SB). Each SAC has 16 I/O ports and can be configured as 
PCIe x16, x8, x4 or x2 upon bandwidth requirement. They are connected to the switch chip 
through PCIe connectors and PCB traces. The length of the interconnect PCB traces need 
be less than 12 inches to meet the insertion loss and jitter tolerance specification of PCIe 
2.0 standard [47]. Multi-protocol packets are transmitted and received in each SAC as 
shown in the figure. With a total number of 16 SACs, up to 256 PCIe Gen-2 lanes can be 
interconnected in the switch system for an aggregate throughput of 2.5 Tb/s. Since these 
256 ports are power consuming for their buffering, protocol processing, and transmission 
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function, we employ forced air ventilation for their cooling. Also, the switching system is 
made scalable as we can add as many SACs as needed, thereby allowing us to grow the 
switch size economically, as much of the system cost resides in the SAC.  
Switch 
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ChipSwitch Board
Multi-protocol 
packets
SAC
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SAC
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SAC
(13)
Multi-protocol 
packets
Multi-protocol 
packets
 
Figure 3.1 Architecture of the proposed switching system 
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Figure 3.2 The block diagram of Swtich Board 
 
Figure 3.2 shows the block diagram of Switch Board. A Switch Interface (SI) on 
the SAC processes multi-protocol packets and converts them into PCIe packets and control 
signals. They are sent to the proposed switch chip through Printed Circuit Board (PCB) 
connecters and high speed serial link interfaces.  
In the ensuing discussion, we shall use 16 SACs each with 16 SIs, making a 
256x256 switching system instead. The SACs are numbered from 1 to 16. The SAC and 
the associated SIs are numbered sequentially in binary representation from 00000000 to 
11111111. This number is referred to as an Input Segment Address (ISA). 
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PCIe packets are transmitted as on-off signal in a single wire (instead of LVDS 
signaling [15]) through a crossbar switch called Physical Plane (PP). The electrical format 
conversion is implemented in the high speed serial link interfaces. Control signals for the 
crossbar switch is also received and sent to a controller called Control Plane (CP) through 
the interfaces. 
In the physical plane, a three-stage 256x256 Clos-network is built with a total 
number of 48 crossbar sub-switches. As shown in Figure 3.2, each crossbar switch is called 
a Switch Plane (SP). Each stage has 16SPs numbered as 0000 to 1111.  Thus the 
concatenation of the SP ID with the switch port ID comprises the eight bit ISA described 
earlier.  
In each 16x16 SP, X-Y based crossbar switch is used. We use CMOS Transmission 
Gates (TG) to minimize power consumption. The connection status of TG is controlled by 
the Control Lines from the Control Plane. 
We employ multi-stage contention resolution in both space and time to route data 
through the PP. Control signals are sent to the Control Plane prior to sending PCIe packets 
through the PP. The route information, together with other control signals for a Request-
to-Send (RTS) signal, is diverted to the CP that performs three functions. First, route 
information is decoded through an address de-multiplexer (explained later in Figures 3.4-
3.5). Second, contention for a destination PCIe port is resolved through a contention 
resolution multiplexer. Third, the PCIe port with a successful RTS is acknowledged with a 
Clear-to-Send (CTS) signal, while the CP completes the connection of the two PCIe ports 
in the PP. After the CTS signal is received, the SI begins transmitting PCIe data frames 
through the PP. 
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The step-by-step and out-of-band control architecture allows the initiating endpoint 
to choose alternative paths in the second stage switch planes to avoid internal blocking in 
the Clos network.  
 
3.2 Switch Access Card Architecture  
The Switch Access Card (SAC) provides three customized logic functions in the 
proposed switch system: multi-protocol over PCIe adaptation, scheduling/dispatching 
PCIe packets and establishing high speed serial links with switch boards. Figure 3.3 shows 
the structure of one SAC. 10GBase-T CAT6 cables (or optical Ethernet cables) are 
connected to Switch Interface modules. Ethernet packets are converted into PCIe packets 
or control signals in the SIs and transmitted to the switch board through PCB connectors. 
In the case of Ethernet over PCIe (which allows the PCIe switch to perform Ethernet 
switching functions), the Ethernet packet are encapsulated in PCIe packets.  
 
Figure 3.3 The structure of SAC 
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The structure of Switch Interface module is also shown in Figure 3.3. The 
customized logic functions are located between standard multi-protocol layers (or Ethernet 
layers) and PCIe 2-layer protocol. The Multi-protocol over PCIe adapter would perform 
protocol conversion between Ethernet packets and PCIe packets. In the Packet Scheduler, 
a cache table is provided for translating of frequently used PCIe Address, ID or Implicit 
Routing destination addresses [14] into the Destination Segment Addresses (DSA) (which 
represent the physical location of a destination PCIe segment to be connected to). The 
scheduler would then send control signals to the CP in the switch or receive primitives 
from the CP before transmitting PCIe packets, as well as performing other network 
management functions such as address resolution. If an address translation is not found in 
the cache, the scheduler needs to find the DSA of the destination PCIe port. A handshake 
protocol involves an endpoint initially connected to the switch, exchanging information 
such as PCIe addresses of the switch interface and segment address on which the interface 
is established.  
High speed serial links shown in the figure serve as a physical layer to the switch 
chip. Circuitries such as transmitters, receivers, Phase Locked Loop (PLL), and Data 
Recovery Circuit (DRC) constitute the serial link to realize high speed data transmission. 
 
3.3 Control Architecture of the Switching System 
The control algorithm of the switching system is based on a two-step request-grand 
protocol. A Switch Interface (SI) sends a Request-to-Send (RTS) signal. Upon receiving a 
Clear-to-Send (CTS) acknowledgement signal from the switch, the SI starts to transmit 
PCIe packets. Otherwise, the SI will send the next RTS in its PCIe packet queue. A denied 
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RTS may have it SI resend the unsuccessful RTS after a random delay. The SI may send 
another RTS for an alternative connection path. 
In this section, we will first demonstrate the control architecture for one-stage 
switching system. Later, we shall extend the control architecture for three-stage switching 
system. 
 
3.3.1 16x16 One-stage Switching System 
 The architecture of the control plane is shown in Figure 3.4. The first purpose of 
the CP is to detect and decode a RTS packet from a source SI through the CP/PP Interface. 
The second purpose of the control plane is routing this RTS signal to the proper place for 
contention resolution. The decoded RTS contains the address of the destination PCIe 
segment DSA. It is self-routed using its DSA through a de-multiplexer. The de-multiplexer 
is structured as a tree for which consecutive bits of DSA are used to set a route position at 
each level of the tree. The RTS then opens a pathway in the de-multiplexer for contention 
resolution for the requested destination PCIe segment. 
The third purpose of the control plane is to gather different RTSs for the same 
destination PCIe segment for contention resolution. After the RTS passed through the de-
multiplexer using up its DSA for routing, RTSs from different inputs for the same DSA are 
grouped together as input to a multiplexer for that DSA. 
The tree is made up of Contention Resolvers (CR) that resolves contention of RTS 
on a first come first serve (FCFS) basis. Each CR has N inputs (N=4 in the figure) for 
which an arrival RTS could connect to its single output if that output is not already 
connected to any input; otherwise the arriving RTS is pre-empted by an earlier arriving 
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RTS, thereby loses the contention on a FCFS basis. If two or more RTS’s arrive at the same 
time slot, an arbiter in CR would grand the connection in a round-robin fashion. The state 
of a CR is its state of connection, i.e. if the CR is not connected or if connected, which 
input the CR is connected to. 
The surviving RTS of a CR then proceeds to contend at the next level of the 
multiplexer. The RTS wins the final contention resolution process of the DSA at the bottom 
of the multiplexer which connects to the DSA requested. 
 
 
Figure 3.4 The routing example in Control Plane 
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Figure 3.4 illustrates address decoding and contention resolution processes and 
trees with the example of 2 RTSs from input ISA 0100 and 1100, both contending for the 
DSA 1000. The RTS from input 1100 is made earlier than the RTS from input 0100, 
winning the contention resolution as the RTS from input 0100 loses the contention at the 
bottom of the multiplexer. 
The RTS that survives the levels of multiplexers wins the contention resolution 
process. That RTS from the requesting ISA for access to the DSA is now cleared to send, 
and a CTS signal will be generated and sent from the DSA back to the ISA. The CTS signal 
propagates backward using the path opened from the winning ISA that has now connected 
to the DSA as shown in Figure 3.5.  
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Resolution & 
Generating
 CTS/NCTS
ISA 0000 ISA 0100 ISA 1000 ISA 1100
DSA 0000
NCTS CTS
DSA 0100 DSA 1000 DSA 1100
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Figure 3.5 CTS and CC signaling in Control Plane 
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The RTS that fails to reach the bottom of the multiplexer levels loses the contention 
resolution. The sending ISA fails to receive the CTS signal. A Not-Clear-To-Send (NCTS) 
signal will propagate backward to clear the opened path and reset the multiplexer and de-
multiplexer to their initiating state. The initiating SI may buffer the data for later attempts 
to send, or send the next RTS in queue instead. The CTS/NCTS Generator (not shown in 
Figure 3.5) is contained in the multiplexer. 
The fourth purpose of the control plane is to connect the input SI with a successful 
RTS to the requested destination SI. The cross point is referenced by the address pair (ISA, 
DSA). As the implementation of physical plane is X-Y based, the statuses of CRs need be 
decoded in order to control the crossbars in Physical Plane. As a CTS signal propagates the 
multiplexers, Connect Commands (CCs) are sent from CP to PP to close the responding 
cross points. 
Once the CTS is received by the SI, data transmission through the PP begins. Upon 
completion of data transmission, a Disconnect Command (DC) is sent from the IS through 
the CP to open the cross point. 
 
3.3.2 256x256 Three-stage Switching System 
To expand switch size, a three-stage Clos-network is employed. The architecture 
of the Control Plane is shown in Figure 3.6. Similar to the one-stage switch, the CP serves 
functions as detecting and routing RTS signals, performing contention resolution and 
sending control primitives to the PP and SIs for multiple stages. 
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Figure 3.6 The architecture of three-stage Control Plane 
 
The route to the Destination Segment Address (DSA) is specified by the Switch 
Plane on which the DSA is located and the local segment address (LSA) of the DSA on the 
SP. In other words, the DSA is addressed as a pair of addresses with DSA = (DSP, LSA). 
The three-stage Clos-network allows for alternative paths connecting two endpoints, 
as some second stage switch planes could be used by other SIs. In the CP, if one RTS fails 
the contention resolution in the second stage, a NCTS will be sent back to the initiating SI. 
Instead of waiting, initiating SI will immediately send another RTS with a different 
segment address for the second stage. 
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3.4 Timing Diagram of The Switching System 
 
Figure 3.7 The timing exchange diagram of the switching system 
 
The timing exchange diagram of the switching system is shown in Figure 3.7. 
During the Discovery Phase, all necessary information for the handshake primitives 
between SIs and the switch are exchanged, such as the PCIe ID address to segment address 
translation table, etc. 
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During the Connection Establishment Phase, the SI will generate the RTS primitive. 
At the switch side upon receiving the primitive from the SI, CP will detect the RTS header, 
and process the operations described above. If the CP find the destination node is idle for 
connection, CTS and CC primitives will be sent to the HBA and PP respectively. If the 
destination node is found busy, NCTS primitive will be sent to the SI. The SI will transmit 
the PCIe packets or attempt to send the RTS again, depending on receiving CTS or NCTS 
code words.  
During Data Transmission Phase, the SI operates normal transmission of multi-
protocol packets.  
During Disconnection Phase, the SI will generate the Disconnect Command 
primitive sent to CP. The CP will reset its status and release the connection in PP.  
Given this description of the hardware and control architecture, we proceed next to 
describe the chip level and board level design of the system. 
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CHAPTER 4  
HARDWARE DESIGN OF SWITCH ACCESS CARD AND SERIAL LINK 
To verify the proposed switching concept and evaluate performance, we present 
our hardware design and implementation in Chapter 5 and Chapter 6. In this chapter, we 
first present the design of Switch Access Card. Previous works and several scheduling 
algorithms are surveyed to implement the switch access card. We then proposed the design 
of asymmetric high speed serial link used in the proposed switching system. Both hardware 
implementation and synchronization procedure of the serial link are described in detail in 
this chapter.  
 
4.1 Design of Switch Access Card 
As mentioned in Chapter 3, the Switch Access Card (SAC) provides three 
customized logic functions in the proposed switch system: multi-protocol over PCIe 
adaptation, scheduling/dispatching PCIe packets and establishing high speed serial links 
with switch boards.  
The Multi-protocol over PCIe adapter would perform protocol conversion between 
Ethernet packets and PCIe packets. A cache table is provided for translating of frequently 
used PCIe Address, ID or Implicit Routing destination addresses [14] into the Destination 
Segment Addresses (DSA) (which represent the physical location of a destination PCIe 
segment to be connected to). The scheduler would then send control signals to the CP in 
the switch or receive primitives from the CP before transmitting PCIe packets, as well as 
performing other network management functions such as address resolution. In the Packet 
Scheduler, Clos-network dispatching and scheduling algorithms are performed to choose 
46 
 
the routing path in case of contention to achieve high throughput and low latency. High 
speed serial link serves as a physical layer to the switch chip. Circuitries such as 
transmitters, receivers, Phase Locked Loop (PLL), and Data Recovery Circuit (DRC) 
constitute the serial link to realize high speed data transmission. 
 
4.1.1 Multi-protocol over PCIe Adapter 
Previous work by Caiyi Chen [23] has implemented the multi-protocol adaptation. 
Figure 4.1 illustrates the block diagram of Ethernet over PCIe adaptation as the basic 
implementation.  A received Ethernet packet is converted into a PCIe packet. MAC-to-
PCIe routing address translation, multi-protocol traffic class conversion, flow control and 
error detection are then performed in the receive path adaptation logic block. In the transmit 
path, a reverse procedure is performed to convert a PCIe packet to a proper formatted 
Ethernet packet. 
 
Figure 4.1 Block diagram of Ethernet over PCIe adaptor 
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4.1.2 Packet Scheduler 
For packet dispatching and scheduling, various designs have been reported to 
achieve high throughput and low latency for Clos-network crossbar switches. In the 
ATLANTA chipset [24-25], the Concurrent Dispatching (CD) algorithm uses a random-
based scheduling algorithm to dispatch packet evenly to the second-stage switches, similar 
to the Parallel Iterative Matching algorithm [26] in single stage crossbar switches. The 
switching fabric in the ATLANTA employs Memory/Space/Memory (MSM) architecture. 
Packet scheduling can also be implemented in round-robin fashion. The Concurrent 
Round-Robin Dispatching (CRRD) scheme and the Concurrent Master-Slave Round-
Robin Dispatching (CMSD) scheme have been developed in [27] based on the famous iSlip 
algorithm [28] used in Tera-Tiny chipset [29]. These two dispatching algorithms can 
achieve 100% throughput under uniform traffic. Pipeline scheduling technique can also 
implement in the SAC to further improve performance [30]. 
 
4.2 Design of Serial Link 
In the section, we describe the design of asymmetric high speed serial link used in 
the proposed switching system by addressing the issues in the conventional high speed 
serial link architecture. We then demonstrate the hardware implementation and 
synchronization procedure of the new asymmetric serial link design.  
 
4.2.1 Conventional High Speed Serial Link Architecture 
Conventional high speed serial links have clock recovery circuits, usually 
implemented with Phase Locked Loops (PLLs) at the receiver ends, as shown in Figure 
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4.2. In the figure, a pair of serial links is transferring data in opposite directions. Each link’s 
PLL is placed at the end of the link to adjust the receiver clock. As a result, the two links 
are symmetric. 
 
Figure 4.2 A Conventional serial link pair 
 
Figure 4.3 shows a high-fanin switch chip that uses conventional serial links to 
interface with its port chips. Each square represents a PLL. With the conventional design, 
each inbound link to the high-fanin chip needs to have a PLL on the chip to recover timing. 
As a result, there are 256 PLLs on a single 256x256 crossbar chip. 
 
Figure 4.3 A High-fanin switch chip and its port chips with conventional serial links 
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Having many PLLs on a single chip may lead to problems in terms of power, noise 
coupling, and latency introduced through the high-fanin chip. To solve these problems, we 
adopted an Asymmetric Serial Link design proposed in [31]. It moves the PLLs away from 
the crossbar chip to the port chips, which interface with the high-fanin crossbar chip, as 
shown in Figure 4.4. With this configuration, the timing of the inbound links to the crossbar 
chip is adjusted at their transmitter end, instead of at the receiver end, and the timing of the 
crossbar chip is fixed. The crossbar chip is named the dumb end and the port chips, which 
adjust the clocks, is named the smart end.  
 
Figure 4.4 A High-fanin chip and its port chips with asymmetric serial links 
 
4.2.2 Asymmetric Serial Link Architecture 
Figure 4.5 shows the architecture of the asymmetric Serial Link proposed in [32]. 
On the left is the smart end, which is on the port chips of switch interface. On the right is 
the dumb end, which is on the crossbar chip. In contrast to a conventional serial link pair, 
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which has a PLL at each receiver end, the asymmetric serial link puts both PLLs on the 
same end. On the crossbar switch side, both clocks at the receiver and transmitter are fixed.  
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Figure 4.5 Link Architecture of asymmetric serial link 
 
The serial link from the switch chip to the switch interface is the same as a 
conventional serial link. A Phase Generator (PG) generates multiple clock phases by 
selecting and interpolating the clock inputs produced by an on-chip PLL. A Phase Detector 
(PD) detects the phase difference between the incoming data and the sampling clock at the 
receiver, decides the timing information based on this phase difference, and then feed this 
timing information to a finite-state machine (FSM). The FSM determines and stores the 
state of phase selections for the PG. The feedback loop ensures the sampling clock of the 
receiver is at the center of the bit duration for the purpose of sampling with the largest 
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phase margin. The PG, PD, and FSM form a Clock Data Recovery (CDR1) circuit as shown 
in the figure. 
The serial link from the switch interface to the switch chip performs the phase 
adjustment at the transmitter end. The purpose is to guarantee the sampling clock at the 
receiver is at the center of bit duration. Therefore, timing information is only available at 
the receiver and must be fed back to the transmitter in order to alter the transmitter clock 
phase accordingly. CDR2 then selects an appropriate clock phase from multiple clock 
phases in order to align the transmitted data to be received correctly at the crossbar switch 
with the maximum phase margin. The process is performed in the first calibration stage 
after system bootup. 
During regular data transmission, a calibration stage is required periodically. The 
calibration stage feeds the timing information back to the switch interface in order to 
compensate system delay and phase noise. The switch chip to switch interface (SW-to-SI) 
link is shared with regular data transmission through a MUX. As a result, this link can be 
only used for either the feedback timing information or the regular date transmission. This 
periodical calibration takes 1% of the total transmission time, which is a large overhead for 
system performance [31]. In this thesis, we adopt the structure proposed in [32] to eliminate 
such a periodical calibration stage to improve the throughput of the switching system. 
 
4.2.3 Asymmetric Serial Link Timing 
Conventional asymmetric serial link assumes a mesochronous system that uses one 
shared crystal with a frequency 𝑓 as shown in Figure 4.5. The clock references for the PLL 
on the switch interface and the PLL on the crossbar switch are C_SI and C_SW with same 
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frequency. On the switch interface, with reference to C_SI, the phases at the receiver clock 
and the transmitter output are 𝜃1(𝑡) and 𝜃2(𝑡) respectively. Thus we have: 
𝜃1(𝑡) = 𝑓 ∗ 𝑡 + (∅1 + ∆∅1(𝑡))                                                                        Equation (1) 
𝜃2(𝑡) = 𝑓 ∗ 𝑡 + (∅2 + ∆∅2(𝑡))                                                                          Equation (2) 
 
where ∅𝑖  is the static phase difference to the clock reference, ∆∅𝑖(𝑡) accounts for any 
phase drift stem from temperature variation and supply noise (i=l,2). The ∅𝑖 does not have 
a dynamic phase drifts and ∆∅𝑖(𝑡) can be compensated by the PLL in the switch interface. 
During system bootup, both the transmitter output and the receiver sampling clock is phase-
locked to the external reference by a careful design [31]. The phase adjustment afterwards 
is performed by the phase generator. As a result, ∅𝑖  is actually the phase generator output 
phase. The state for such output phase is stored in the FSM. 
On the crossbar chip, with reference to the crossbar reference C_SW, the phases of 
the transmitter output and the sampling clock at the receiver are  𝜃3(𝑡)  and 𝜃4(𝑡) , 
respectively. These two phases are phase-locked to the external reference all the time, 
𝜃3(𝑡) = 𝑓 ∗ 𝑡 + ∆∅3(𝑡)                                                                                      Equation (3) 
𝜃4(𝑡) = 𝑓 ∗ 𝑡 + ∆∅4(𝑡)                                                                                     Equation (4) 
 
where ∆∅𝑖(𝑡), (𝑖 = 3,4) can also be constrained by the PLL in the crossbar switch. At both 
links, the phase differences between the receiver sampling clock and the received date at 
the receivers are 
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𝜃1−3(𝑡) = ∅1 + (∆∅1(𝑡) −  ∆∅3(𝑡)) + (−𝛿𝑠𝑤−𝑡𝑜−𝑠𝑖 + ∆𝛿)                            Equation (5) 
𝜃4−2(𝑡) = −∅2 + (∆∅4(𝑡) −  ∆∅2(𝑡)) + (−𝛿𝑠𝑖−𝑡𝑜−𝑠𝑤 −  ∆𝛿)                         Equation (6) 
 
where ∆𝛿=C_SW-C_SI, is the phase difference between the two PLL reference; whereas 
𝛿𝑠𝑤−𝑡𝑜−𝑠𝑖 and 𝛿𝑠𝑖−𝑡𝑜−𝑠𝑤 are the trace and connector delays at the links sw-to-si and si-to-
sw. For an optimal sampling point at the center of a bit time, 𝜃1−3(𝑡) and 𝜃4−2(𝑡) should 
be equal to a half bit-time. Equation (5) and (6) suggests that the phase generator is used 
to compensate for the trace and connector delays 𝛿𝑠𝑖−𝑠𝑤  and the phase difference 
∆𝛿=C_SW-C_SI between PLL references in the system. The rest of items in the equations 
are dealt with by on-chip PLLs. After the first calibration stage, both states of ∅1 and ∅2 are 
stored in FSMs. As long as the trace and connector delays 𝛿𝑠𝑖−𝑠𝑤 stay the same, it is not 
necessary for any calibration afterwards. The periodical calibration stage can be eliminated. 
In our proposed switching system, reference clocks are distributed separately in 
both the crossbar switch and switch interfaces. We describe under this condition, the 
asymmetric serial link technique can still work, even without periodical calibration. 
Let the frequency of the reference to the switch interface be (𝑓 +  ∆𝑓1), and that to 
the crossbar switch be(𝑓 +  ∆𝑓2), where ∆𝑓1  and ∆𝑓2 are the frequency drift from the 
average frequency 𝑓. We then can obtain 
 
𝜃1(𝑡) = (𝑓 + ∆𝑓1) ∗ 𝑡 + (∅1(𝑡) + ∆∅1(𝑡))                                                    Equation (7) 
𝜃2(𝑡) = (𝑓 +  ∆𝑓1) ∗ 𝑡 + (∅2(𝑡) + ∆∅2(𝑡))                                                    Equation (8) 
𝜃3(𝑡) = (𝑓 +  ∆𝑓2) ∗ 𝑡 + ∆∅3(𝑡)                                                                      Equation (9) 
𝜃4(𝑡) = (𝑓 + ∆𝑓2) ∗ 𝑡 + ∆∅4(𝑡)                                                                    Equation (10) 
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where ∅𝑖(𝑡) (1 = 1, 2) indicates that the phase generator is continuously adjusted with 
time. At both links, the phase differences between the receiver sampling clock and the 
received data at the receivers are: 
𝜃1−3(𝑡) = 
(∆𝑓1 −  ∆𝑓2) ∗ 𝑡 + ∅1(𝑡) + (∆∅1(𝑡) − ∆∅3(𝑡)) + (−𝛿𝑠𝑤−𝑡𝑜−𝑠𝑖 + ∆𝛿)       Equation (11) 
 
𝜃4−2(𝑡) = 
(∆𝑓2 − ∆𝑓1) ∗ 𝑡 − ∅2(𝑡) + (∆∅4(𝑡) − ∆∅2(𝑡)) + (−𝛿𝑠𝑤−𝑡𝑜−𝑠𝑖 − ∆𝛿)       Equation (12) 
 
where the first term increases or decreases with time linearly. Comparing equation (5 and 
6) with (11 and 12), we have 
 
∅1(𝑡) = −(∆𝑓1 −  ∆𝑓2) ∗ 𝑡 + ∅1                                                                     Equation (13) 
∅2(𝑡) = −(∆𝑓1 − ∆𝑓2) ∗ 𝑡 + ∅2                                                                     Equation (14) 
 
We have then 
 
∅1(𝑡) − ∅1 = −(∆𝑓1 − ∆𝑓2) ∗ 𝑡                                                                     Equation (15) 
∅1(𝑡) − ∅2(𝑡) = ∅1 − ∅2                                                                                Equation (16) 
 
Equation (15) suggest that, the phase generator has to compensate for the 
frequency drift with time. From Equation (15), we can have 
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|(∆𝑓1− ∆𝑓2)|
𝑓
=
|∅1(𝑡)−∅1|
𝑓∗𝑡
=
∆𝑡
𝑇𝑎𝑑𝑗𝑢𝑠𝑡
                                                      Equation (17) 
 
where 𝑓 is the average frequency, ∆𝑡 is the phase resolution at the receiver and 𝑇𝑎𝑑𝑗𝑢𝑠𝑡 is 
the time in which a phase adjustment can be completed. It suggests that the frequency drift 
between the transmitter and the receiver can be tracked only if the frequency difference is 
subject to Equation (17). There we have a trade-off between the frequency tolerance and 
the receiver accuracy in a serial link. 
Equation (15) also suggests that, in order to track the frequency drift, the sampling 
clock phase at the receiver should be adjusted constantly. Two sampling circuits at the 
receive end can be used, where one is used to sample the data and another is to sample the 
data transitions. By doing so, timing information is obtained as the same time when the 
data is received, so that the CDR will make a phase adjustment decision accordingly. 
Equation (16) implies that, on the switch interface, the phase difference between 
the transmitter output and receiver clock is not changed with time. Based on this 
observation, we conclude that after the first calibration the transmitter is also able to acquire 
the timing information from the receiver on the switch interface. No timing information 
feedback is required but the transmitter output phase is needed to alter with the same 
direction and magnitude as the receiver clock phase. Since both phase alignments are 
realized via phase generators, we can achieve this goal by using the same control 
mechanism to both phase generators. 
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4.2.4 Asymmetric Serial Link Implementation 
As concluded in the above section, the static phase differences can be compensated 
in the first calibration stage. These static phase differences include the delay time due to 
the fixed data link and the reference clock distribution.  Any dynamic phase drift can be 
compensated for by the local PLL circuit. Moreover, any frequency drift can be 
compensated for if a dual-loop PLL architecture is used. During the data transmission the 
phase generator for the switch interface transmitter has the same control mechanism as that 
for the receiver. The phase generator of the switch interface transmitter uses its own phase 
detector output during the first calibration stage. During the regular data transmission, the 
phase generator has to select the output of the phase detector of receiver. This selection can 
be realized by using a multiplexing circuit. 
The architecture of the asymmetric serial link used our switching system is shown 
in Figure 4.6. The PLL reference clocks for the switch interface and the crossbar switch 
are derived from different crystals, which may have a frequency drift ∆𝑓1  and ∆𝑓2 , 
respectively. The most blocks are the same as the asymmetric serial link structure reported 
in [32], except a primitive detector and interface dealing with the control plane in the 
system. 
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Figure 4.6 Structure of an asymmetric serial link pair in the switching system 
 
During the calibration stage, the MUX selects the output of PD 2 in the CDR 2 to 
alter the transmitter clock phase based on the feedback timing information from the 
crossbar switch. The transmitter output data is aligned until it arrives at the crossbar switch 
with a maximum timing margin. During the regular data transmission, the MUX selects 
the output of PD l in the CDR l to control the FSM 2. The PD 1 continues the phase 
detection between the two clock signals - the received data with a frequency of 𝑓 +  ∆𝑓1 
and the sampling clock with a frequency of 𝑓 +  ∆𝑓2, and based on that timing information, 
it adjusts both the receiver clock and the transmitter output by means of FSM l and FSM 2, 
respectively. By doing so, both clock phases are adjusted to compensate for the frequency 
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drift and keep a same difference as that after the first calibration stage, which satisfies the 
Equation (15). 
The data transmission between the crossbar and the switch interface is grouped by 
frame. The data format is shown in Figure 4.7. Each frame packet includes one byte header 
and 8 bytes data. Altogether there are 72 bits to be transmitted in 72 clock cycles. In order 
to distinguish the header from the data, a counter is used to generate 8 clock cycles pulse 
per 72 cycles in order to align the beginning of a frame for the header extraction. Figure 
4.7 (b) shows the format of the calibration packet used for bit and frame synchronization. 
It is composed of a special header “00001100” and 64 bits that are alternative 0 and 1. The 
first two bytes are used for frame synchronization, while all of the bits are used for bit 
synchronization that is performed before frame synchronization at both links. 
 
1 byte Header
8 bytes payload
One Frame Packet
8
64 cycles
Calibration 
Packets 1 
(Cal.1)
00001100-01010101-01010101
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frame sync.
bit sync.
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01010101-01010101
 
Figure 4.7 Data format (a) and Calibration packet format (b) 
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After finishing calibrations in the serial link, a Primitive Detector located at the 
crossbar switch end is ready to detect RTS packets sent from smart end. Once a RTS packet 
header is detected, a counter is enabled to multiplex the following routing and contention 
resolution bits into Control Plane through a Primitive Interface. Figure 4.8 shows the list 
of I/Os of Primitive Interface used in the switching system and Table 4.1 describes their 
functions. 
 
Figure 4.8 I/Os of Primitive Interface 
 
Table 4.1 Functions of Primitive Interface I/Os 
I/O of PI Action 
RTS_RESET A pulse is generated when a discount signal is received.  
RTS_DSA0 A pulse is generated when Destiny Segment Address “0” is 
received. 
RTS_DSA1 A pulse is generated when Destiny Segment Address “1” is 
received. 
NCTS “00” is generated when Not Clear To Send pulse is received. 
CTS “11” is generated when Clear To Send pulse is received. 
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4.2.5 Synchronization Procedure 
The proposed asymmetric serial link has two stages of synchronization: PLL lock-
in and bootup calibration. In the first stage, the PLL locks to the external reference clocks. 
This provides stable clock phases to calibrate the link. During the bootup calibration stage, 
the links are continuously calibrated to synchronize the phase-control loop for both links. 
We modified the bootup calibration method reported in [32] to be used in our system. There 
are four calibrations in this stage, which are bit synchronization of the sw-to-si, frame 
synchronization of the sw-to-si, bit synchronization of the si-to-sw, and frame 
synchronization of the si-to-sw, as shown in Figure 4.9. After these stages, the interface 
circuit on the crossbar switch indicates that this port is ready for data transmission. The 
crossbar switch does not start the switching function until all of the ports finish the 
calibration stage. 
1) Crossbar switch to switch interface synchronization 
Bit synchronization of sw-to-si is illustrated in Figure 4.9. During this stage both 
chips transmit packet cal-1. Phase detector (PD1) determines that whether the clock phase 
is early or late based on the data transitions in each calibration packet time. FSM1 then 
digitally controls the increase or decrease of the step number in PG1 to align the receiver 
dock until it is in the middle of the bit time. 
Figure 4.10 shows the frame synchronization of sw-to-si, the same calibration 
packet cal-1 is used. A programmable delay block (Prog. Delay 1) adds one cycle delay 
time to the counter output per packet time, until the frame detector (FD1) detects that the 
frame has been synchronized. Such programmable delay block is mainly composed of a 
shift register and multiplexer. 
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Figure 4.9 Bit synchronization of sw-to-si link 
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Figure 4.10 Frame synchronization of sw-to-si link 
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2) Switch interface to crossbar switch synchronization 
After the link of sw-to-si is calibrated, instead of cal-1 the cal-2 is transmitted on 
the switch interface to the crossbar. This performs the bit synchronization of the si-to-sw 
as shown in Figure 4.11. 
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Figure 4.11 Bit synchronization of sw-to-si link 
 
Cal-2 is similar to cal-1 except that the first byte of Cal-2 are all '1'. On the crossbar 
chip, the MUX_EN is enabled to select the feedback path instead of the cal-1 when a 
detector detects 8 consecutive “1” in one packet time. Thus during the bit synchronization 
of the sw-to-si, all of the received bits on the crossbar is fed back to the switch interface 
and will be correctly received because the sw-to-si link has been calibrated. In the switch 
interface, a similar detector finds the boundary of packet in the feedback stream. The PD2 
does a function of averaging odd bits in each packet. The PG2 is increased by one step per 
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packet time until this average result changes, corresponding to the time when the crossbar 
receiver clock C_SW is sampling at the transition of the received bits. To align the sampling 
clock in the middle of bit time, the transmitted bits are required to delay by half bit time. It 
is accomplished by adjusting the transmitter clock by 90° through PG2. (Assuming data is 
sent on both clock edges) 
Figure 4.12 shows an example of such bit synchronization. On crossbar chip, the 
fixed receiver clock samples “0” firstly and sees the data moving in one direction, until it 
samples '1' just beyond the boundary. On the switch interface, the odd bits are mostly like 
to be '0' before the boundary. When an average of "1' appears, PD2 determines the end of 
such bit synchronization and adjusts the transmitter clock delaying a half bit time. 
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Figure 4.12 Example of bit synchronization of sw-to-si link 
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After the bit synchronization of the si-to-sw, the cal-l is selected to transmit from 
the switch interface to the crossbar. Since 8 consecutive '1' cannot be detected on the 
crossbar so that the MUX selects the cal-l again. The last step is the frame synchronization 
of si-to-sw which is shown in Figure 4.13. On the crossbar, FD2 writes one bit to the first 
bit of the header in cal-1, indicating whether frame calibration has been done. The delay 
block (Prog.Delay2) is placed in the switch interface to align the frame in order to reduce 
the complexity of crossbar since such programmable delay block is mainly composed of 
shift registers. Similar to the previous frame synchronization, Prog.Delay2 delays counter 
output one more cycle time per packet time until the frame has been synchronized. 
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Figure 4.13 Frame synchronization of sw-to-si link 
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CHAPTER 5  
HARDWARE DESIGN OF THE SWITCH FABRIC 
In this chapter, we present the hardware design of the switch fabric. Two major 
building blocks, namely the Control Plane and the Physical Plane, are described in detail. 
In the Control Plane, circuit level implementations for the Multiplexers, the De-multiplexer 
and the CTS/NCTS logic are studied. Contention resolution delay is designed to be limited 
by 7 gate delays. In the Physical Plane, different crossbar switch implementations are 
designed and compared. We then describe the layout of the CP and PP for the SPs of the 
three stage Clos network, as well as the interconnection of these SPs. A good floor plan 
design minimizes signaling delay as well as the power required for maintaining proper 
signal level at the receive end. In order to model the system signaling more accurately, a 
distributed R-C model is employed. Inserting repeaters in the long wire can reduce the wire 
delay time. The optimal repeater insertion is found out through SPICE simulation. 
Inductance effect and coupling effect between the adjacent wires are studied to determine 
whether they are important in our design.  
 
5.1 Design of Control Plane 
The Control Plane plays the role of solving output contention or output arbitration 
in the Clos-network scheduling algorithm as well as setting up cross-points in the PP to 
establish connections. In this section, we present the hardware design of the de-multiplexer 
for destination address routing and the multiplex for contention resolution. 
Figure 5.1 shows the control signal flow path in the control plane. RTS frames are 
first sent to the control frame and detected by a Primitive Interface. Routing information is 
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then decoded by the De-Multiplexer and passed to the Multiplexer for contention resolution. 
At the end of the Multiplexer, control signals for the crossbar switch are sent through 256 
control lines (mentioned later in Section 3.3). The same control signals with the request 
signal from De-Multiplexer would go through CTS/NCTS and PI to indicate the CP 
decisions of RTS frames. (Clear-To-Sent or Not-Clear-To-Send packets) 
De-Multiplexer
Multiplexer
Primitive 
Interface
CTS/NCTS logic
De-Multiplexer
Multiplexer
Primitive 
Interface
CTS/NCTS logic
P0 P15
3
2
3
2
16 16
256 control lines to Physical Plane  
Figure 5.1 Control signals in Control Plane 
 
5.1.1 Design of De-Multiplexer 
The basic ideal of the de-multiplexer used in the Control Plane is to decode the 
input destination address and generate request signals for the responding address. For 
example, for a 16x16 switch plane, a 4-bit shift register and a 4-to-16 address decoder are 
needed to build the de-multiplexer in Control Plane. Figure 5.2 shows the structure of the 
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de-multiplexer. If there are n-inputs, it takes log2 𝑛 + 1 clock cycles to generate n-request 
signals.  
RTS_DSA D Q D Q D Q D Q
4-to-16 DecoderRTS_RESET
RTS_CLK
RTS_CLK_EN
1 1 1 1
16
 De-multiplexer
 
Figure 5.2 The structure of a De-Multiplexer 
 
5.1.2 Design of Multiplexer 
The basic idea of the proposed contention resolution algorithm is to resolve 
contention among groups of 4 inputs. We then apply arbitration recursively based on FCFS 
rule or round-robin fashion. The traditional centralized arbiter handles all input requests 
together and the arbitration time is proportional to the number of inputs [34]. Consequently, 
a fixed amount of arbitration delay limits the switch size. As our Control Plane is binary 
tree structured, consisting of multiple small-size contention resolvers at each layer, the 
contention resolution time of an n-input switch is proportional to log4 ⌈
𝑛
2
⌉ + 1 when we 
group every four inputs. We adopt the design in [34] to implement our Multiplexer. 
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1) 2-input Contention Resolver (CR2) 
Figure 5.3 shows a basic 2-input contention resolver (arbiter) and its hardware 
implementation. It contains a feedback flag signal, denoted by Fi, which indicates which 
input will win the contention. Once an input is granted in an arbitration cycle, the other 
input will be favored in the next cycle, as shown in Table 5.1. This round robin arbitration 
is maintained by producing an output flag signal (Fo) feedbacked to the input. Between Fo 
and Fi, there is a D-flip-flop that acts as a register forwarding F0 to Fi at the beginning of 
each cell time slot.  
Group request inputs Gr indicates whether two input requests (R0 and R1) are 
granted by the upper layers. When at least one Gr inputs is 0, indicating the group request 
of R0 and R1 is not granted at some upper layer(s), G0 = G1 = 0, Fo = Fi. The flag is kept 
unchanged in order to preserve the original preference.  
As shown in Figure 5.3, the local grant signals have to be AND gated with the grant 
signals from the upper layers to provide full information on whether the corresponding 
input is granted or not. Gg inputs are added at the final stage to allow other local logical 
operations to be finished in order to minimize the total arbitration time. 
Table 5.1 AR2 true table 
Input Output 
R0 R1 Fi G0 G1 Fo 
0 0 0 0 0 1 
0 0 1 0 0 1 
0 1 0 0 1 0 
0 1 1 0 1 1 
1 0 0 1 0 0 
1 0 1 1 0 1 
1 1 0 1 0 1 
1 1 1 0 1 0 
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Figure 5.3 The structure of a CR2 
 
2) 4-input Contention Resolver (CR4) 
A 4-input contention resolver has four request signals, four output grant signals, 
one outgoing group request and one incoming group grant signal. Figure 5.4 shows the 4-
input contention resolver constructed by three CR2s, two 2-input OR gates and one 4-input 
OR gate. The left and right CR2 handles a pair of inputs and generates grand outputs, 
allowing two external grant signals coming from the upper layers. One signal comes from 
the middle CR2 inside the CR4 and the other from outside CR4. The middle CR2 handles 
all four input requests through two OR gates and generates the grant signals to the other 
CR2s. The CR4 contains only one grant signal from the upper layer for controlling the flag 
signal. 
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Figure 5.4 The structure of a CR4  
 
3) 16-input Contention Resolver (CR16) 
We now show how to construct recursively 2 levels of CR4 to form a CR16. As 
shown in Figure 5.5, 16-input arbiter (AR16) contains five AR4s in two layers: four at the 
lower layer handling the local input request signals and one at the higher layer handling 
the group request signals.  
Figure 5.6 shows the contention resolution delay components. The path numbered 
from 1 to 7 shows the delay from an input sending a request signal till it receiving a grant 
signal. The first delay (1-2) counts the delay when a request signal passes two OR gates to 
the top CR2. The second delay (3-5) counts the delay of the CR2 solving the contention 
which is 3-gate time delay. The last delay counts the delay for the grand signal traveling to 
the corresponding input. The total delay is 7 gates delay. It can be proved that the 
contention resolution time of an n-input CR using this implementation is 2 ∗ log4 ⌈
𝑛
2
⌉ + 3. 
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Figure 5.5 The structure of a CR16  
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Figure 5.6 Contention resolution delay in one CR16 
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5.1.3 Design of CTS/NCTS Logic 
Figure 5.7 shows the structure of CTS/NCTS logic of one port (P0). There are 16 
request signals (R0-R15) and 16 grand signals (G0-G15) coming from the De-Multiplexer 
and the Multiplexer of P0. The CTS signal is directly assigned by G0s because only one 
interconnection can be made with P0. The NCTS signal is assigned by AND gating the 
request signals with the inverted grand signals. For example, if P0 requests to connect to 
P5, R5 will be high while G5 would be low, the NCTS logic therefore would generate a 
high logic indicating P0 that a NCTS signal should be sent back through Primitive Interface. 
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Figure 5.7 Structure of CTS/NCTS logic 
 
 5.2 Design of Physical Plane 
The well-known Clos network has been widely used as a scalable switch fabric 
architecture in circuit switching systems [35]. The Clos network can achieve a non-
blocking property with fairly minimal of total cross points in the switching system. Figure 
5.8 shows a symmetric 3-stage Clos-network C (n, m, k). There are k Input Modules (IM) 
of n x m switches in the first stage, m Central Modules (CM) of k x k switches in the second 
stage, and k Output Modules (OM) of m x n switches in the third stage. This switch system 
corresponds to a single-stage N x N switch, where N = n*k. In this thesis, we implement a 
conventional 3-stage Clos-network in the Physical Plane shown in Figure 5.9. 
73 
 
 
Figure 5.8 A 3-stage Clos-network switch 
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Figure 5.9 The structure of the physical plane 
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5.2.1 Crossbar Switch Implementations 
Performance results of previously published crossbar switch designs are 
summarized in Table 5.2. 
There are two methods to implement the crossbar switch core, the X-Y based 
implementation and the MUX-tree based implementations, which are are shown in Figure 
5.10 and Figure 5.11 respectively. 
Table 5.2 A summary of pervious crossbar switch designs 
Ref. Crossbar 
size 
Line rate Throughput Technology Architecture 
[36] 64x17 90 Mb/s 7 Gb/s 1.0um CMOS NAND-Inv 
Tree 
[37] 64x16 150 Mb/s 19 Gb/s 3.0um CMOS 2:1 Mux 
Tree 
[38] 256x256 150 Mb/s 77 Gb/s 1.0um BiMOS OR gate 
Tree 
[31] 32x32 1.6 Gb/s 102 Gb/s 0.27um CMOS 4:1 Mux 
Tree 
[32] 256x256 1 Gb/s 1 Tb/s 0.25um CMOS Pipelined 
Mux Tree 
[39] 16x16 10 Gb/s 160 Gb/s 2umAlGaAs/GaAs 
HBT 
4:1 Mux 
Tree 
[40] 140x140 3.125 Gb/s 437.5 Gb/s 0.18um CMOS Reduced 
Swing X-Y 
 
 
Figure 5.10 X-Y based crossbar switch implementation 
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Figure 5.11 MUX-tree based crossbar switch implementation 
 
The X-Y based crossbar is indeed implemented according to the architecture of 
crossbar switch itself. A simple transmission gate is placed at each cross point and is 
controlled by a control bit. For an N x N switch, it requires N2 transmission gates and control 
lines. The study in [41] shows that by increasing the size of input drivers to overcome the 
interconnect capacitance; we can implement small crossbar switches (up to 16 ports) with 
low latency and compact size.  
In MUX-based implementation, the crossbar is built by MUX-trees. The number of 
these MUX-trees is equal to the port number N. Each MUX-tree is an N-to-1 MUX which 
generates an output of the switch core. The control bits are fed into the MUXs for each 
output and the number of control lines can be reduced to O(NlogN). As a result, larger 
switches have been implemented as shown in [42-43]. 
We adopt for the PP an X-Y based implementation based on two reasons. First, 
with small size crossbar, the delay and area of the X-Y based implementation is comparable 
with the MUX-based implementation as shown in Table 5.3 and Table 5.4 [41]. Second, 
by using the Transmission Gate (TG) approach, the data transfer power consumption is 
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minimized in the X-Y based method. In addition, X-Y based implementation can provide 
bi-directional signals-signals that can flow in either direction between two ports. 
Table 5.3 Delay and area data for the X-Y based crossbar switches 
 
Table 5.4 Delay and area data for the MUX-tree based crossbar switches 
 
 
5.2.2 Design of 16x16 Switch Plane 
Figure 5.12 shows a block diagram of a 16x16 X-Y based switch plane which 
provides 16 bi-directional interconnections simultaneously. However 256 control lines are 
needed to control the cross points in the switch. As the number of ports increases, the O(N2) 
increased control lines can make the design of crossbar switch complicated in terms of 
signal placement and routing.   
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Figure 5.12 A block diagram of a 16x16 Switch Plane 
 
Our proposed solution to reduce the complexity of the control lines is to send coded 
control signals along vertical and horizontal directions. As shown in Figure 5.13, the 
control signals are grouped as word lines W0-W15 and bit lines B0-B15. To control a 
certain cross point in the switch, identical control signals will be sent through word lines 
and bit lines. A control signal comparator located in each cross point will compare these 
two signals when they pass through the cross points. If the two signals match at a point, 
that responding cross point will be set “close”. The same mechanism is needed to reset the 
cross point. For example, if port P0 is to make an interconnection with port P16, identical 
78 
 
control signals will be sent simultaneously through W0 and B0. As shown in the figure, 
the marked cross point is set as “close” when the two control signals match at that point. 
Because there are 16 interconnects in the switch plane, the control signal has to be binary 
coded into 4-bits (log2 16) in order to avoid any incorrect matching in cross points. Figure 
5.14 shows the structure of one cross point in the switch.    
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Figure 5.13 Control mechanism for the switch plane 
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Figure 5.14 Structure of one cross point 
 
One drawback of this mechanism is that there is an extra 4-bit time delay introduced 
by configuring a cross point. Also, the control signal comparator circuitries have to be 
implemented in each cross point which will bring more power consumption in a rate of n2. 
Therefore, we still adopt the control mechanism with n2 control lines to minimize the delay 
and power consumption as long as we keep the switch size small. (n=16) 
Figure 5.15 shows the structure of the 16x16 Switch Plane used in the switching 
system. The Control Plane, which consists of 16 De-multiplexers and Multiplexers, are 
placed in the middle of Switch Plane to minimize the control delay difference among top 
and bottom ports.  
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Figure 5.15 The structure of 16x16 SP 
 
5.3 Switch Plane Model and Repeater Insertion 
Figure 5.16 shows the schematic of making the interconnection between P0 and 
P16 in a switch plane and its responding RC model. The input capacitance 𝐶𝑖 is 
approximately equal to capacitance of an input wire and the source-capacitance of a pass-
transistor. The pass-transistor source-capacitance includes both the source-bulk and gate-
source capacitances (𝐶𝑆𝐵 + 𝐶𝑆𝐺). The output capacitance 𝐶𝑜 includes the drain-bulk and 
drain-gate capacitances of all 16 pass-transistors and the wire capacitance (16 ∗ (𝐶𝐺𝐵 +
𝐶𝐺𝐺) + 𝐶𝑤𝑖𝑟𝑒). It can be seen that the input signal has to drive all 16 pass-transistors’ drain 
capacitances in order to reach the output.  
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Figure 5.16 Interconnection for P0-P16 and its RC model 
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Figure 5.17 RC model of the 3-stage switch fabric 
 
Figure 5.17 shows the RC model for the 3-stage switch fabric where 𝑅𝑤𝑖𝑟𝑒 and 
𝐶𝑤𝑖𝑟𝑒 are the resistance and the capacitance of the long wire interconnect between switch 
planes. Based on the layout dimension of the interconnects, the value of 𝑅𝑤𝑖𝑟𝑒 and 𝐶𝑤𝑖𝑟𝑒 
can be calculated using Equation (18) and Equation (19). Figure 5.18 shows the 
interconnect capacitance calculation structure. The square boxes are metal interconnects in 
the layout. Table 5.5 gives the notation table of the capacitance components. 
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𝑅𝑤𝑖𝑟𝑒 = 𝑅𝑠𝑞 ∗ 𝐿/𝑊                                                                                         Equation (18) 
𝐶𝑤𝑖𝑟𝑒 = (𝐶𝑎𝑡 + 2𝐶𝑓𝑡) + (𝐶𝑎𝑏 + 2𝐶𝑓𝑏) + 2𝐶𝐶                                                Equation (19)  
 
where 𝑅𝑠𝑞 is the square resistance of the wire and 𝑅𝑠𝑞 = 0.00965Ω/𝑠𝑞.  
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Figure 5.18 Interconnect capacitance structure 
Table 5.5 Notation table of the interconnect capacitance components 
Capacitance components Explanation  
Cc Coupling capacitance between middle central trace 
and its neighboring traces 
Cat Area capacitance between middle central trace and 
top plate 
Cab Area capacitance between middle central trace and 
bottom plate 
Cft Fringe capacitance between middle central trace and 
top plate 
Cfb Fringe capacitance between middle central trace and 
bottom plate 
 
If we assume the setup time for the flip-flops and the clock skew between the 
transmitter and receiver are negligible, the signal delay of 3-stage switch fabric has to 
satisfy Equation (20), 
 
3 ∗ 𝑇𝑆𝑊 + 2 ∗ 𝑇𝑖𝑛𝑡𝑒𝑟𝑐𝑜𝑛𝑛𝑒𝑐𝑡 < 𝑇𝑐𝑙𝑘                                                                   Equation (20) 
 
83 
 
Conventionally, repeaters are usually inserted in a long wire to decrease delay. As 
wire delay time is proportional to the square of the wire length, reducing the wire length 
by a factor of 2 can decrease the wire delay time by a factor of 4. In the crossbar switch 
core, inverters can be inserted between switch planes as shown in Figure 5.17. 
The repeater can introduce additional delay overhead. There is an optimal number 
of repeaters for a wire of specified length. We did SPICE simulations to find out the optimal 
way to insert repeater. The simulation was carried out with the wire length and wire pitch 
obtained from the layout and a careful floor plan (as shown in Figure 5.20) of the whole 
switch. Simulations are done for different wire widths, repeater sizes and repeater numbers. 
For the proposed switch fabric, we found that we need one repeater.  
 
5.4 Inductance Effect and Coupling Effect 
The series wire inductance of different CMOS technologies can be calculated using 
the wire width, insulator thickness and wire spacing [45], Based on previous work on on-
chip wire inductance modeling, wire resistance dominates the wire impedance [45] for 
frequencies up to a few GHz. We assume an operating frequency of 2.5 GHz in 65nm 
CMOS. Therefore, we will ignore wire inductance effects in further design. 
The crossbar switch design has a fair number of parallel wires running across the 
chip. The wire coupling effects not only change the delay time but also introduce noises on 
the wire itself. In our digital implementation, noise is not very significant. However, we 
have to consider delay variances in our delay calculation and simulation. To examine this 
coupling effect, an RC model with 3 parallel wires is built and illustrated in Figure 5.19 
where the wire under consideration is in the middle between the two coupling wires. 
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Figure 5.19 RC model of the coupling effects in 3 parallel lines 
 
The coupling effect depends on the wire length as well as the ratio of coupling wire 
capacitance to the overall wire capacitance [46]. This ratio 𝐾𝑐 is given by Equation (21), 
 
𝐾𝑐 = 2 ∗ 𝐶𝑐/(2 ∗ 𝐶𝑐 + 𝐶𝑠𝑤)                                                                           Equation (21) 
 
where 𝐶𝑐  is the coupling capacitance between two adjacent wires, and 𝐶𝑠𝑤  is the 
capacitance of wire. The estimation of 𝐾𝑐  in our case is about 2/5. 
Table 5.6 shows the simulation results under different conditions. The symbol “+” 
represents that the coupling signal is switching in the same direction as the signal. “-
“ signifies that the signal is in opposite direction and ''0'' means that the coupling signal 
remains quiescent. The condition “0 + 0'' denotes that no coupling takes place at all, while 
"+ + +'' denotes that the up and down signals in the figure are both switching in the same 
direction as the of concern signal. 
The rising and falling signal delay time are given in Table 5.6. The delay time 
variations for the non-coupling case are also shown. The results show that the "'+ - +'' gives 
the worst case delay, while the "+ + +" provides the best case delay. The maximum delay 
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variation is within the range of 8%. The coupling effect is not significant in our case, and 
thus can be neglected. 
Table 5.6 Coupling effects in the switch plane 
Condition Signal delay (rising/failing) Delay variations in percent 
0 + 0 313ps/289.6ps 0/0 
+ - + 336ps/305.8ps +7.2%/+5.6% 
+ + - 309.6ps/292.5ps -1.1%/+1% 
+ + + 293.3ps/275.7ps -6.3%/-4.8% 
 
5.5 Floor Plan of a 16x16 Clos-network Switch 
As shown in Figure 5.9, there are 48 crossbar switches. Each of the 16 crossbar 
switches in one stage is to be connected to each of the 16 crossbar switches in the next 
stage. Therefore 512 interconnects are placed in the center of the chip, interconnecting the 
first and second stage switches which are placed close to the four sides of the chip.  
The notation of ports, switches, and interconnects is given in Table 5.7. The link 
between input switch port ISP(i) and central switch port CSP(j) is presented as  
link LI(i, h; j, k). 
Table 5.7 Notation table 
Notation  Description 
ISP(i) The i-th input switch 
CSP(j) The j-th central switch 
OSP(j) The j-th central switch 
OIP(i, h) The h-th output port at ISP(i) 
ICP(j, k) The k-th input port at CSP(j) 
OCP(j, k) The k-th output port at CSP(j) 
IOP(j, k) The k-th input port at OSP(j) 
LI(i, h; j, k) The link between OIP(i, h) and ICP(j, k) 
LO(i, h; j, k) The link between OCP(i, h) and IOP(j, k) 
 
For simplicity of illustration, we reduce the size of the switch network to a simpler 
16x16 Clos network, with 4 switch planes of size 4x4 for each stage of the Clos network. 
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Figure 5.20 shows the detailed layout of a 16x16 Clos network switch which consists of 4 
input switch planes, 4 central switch planes and 4 output switch plane.  
The input switches IS(i) and output switches OS(i) are placed outermost. The 
associated central switches CS(i) are placed in between, slightly inside of IS(i) and OS(i). 
A large fraction of the real estate of the chip is used to interconnect IS(i) and CS(j),  as well 
as CS(i) and OS(j) for different i and j.  
As shown in Figure 5.20, red vertical signal paths use Metal 1 layer while blue 
horizontal paths use Metal 2 layer (underneath Metal 1 layer). They are connected to 
different I/O ports in the switches. LI(i, h; j, k) and LO(i, h; j, k) links are then made through 
black square Metal1-2 via connecting Metal 1 paths and Metal 2 paths through a via as 
depicted in the figure. 
Links between switches are split into two sets where Set A routing lies in peripheral 
area outside the IS(i) and Set B routing lies in central area. 
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Figure 5.20 Floor plan of a 16x16 folded Clos-network switch 
 
We consider the size of a standard cell switch as 8 x 4 (µm x µm). The width of 
Metal 1 and 2 signal paths is 1 µm. Therefore, the size of a Metal 1-2 VIA is 1 µm x 1 µm. 
The central routing area required is 48 µm x 48 µm.  
We now describe the routing pattern for two different sets in the context of a 16x16 
switching system. 
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5.5.1 Routing Set A Interconnects 
Set A connects switches on the opposite sides, such as between IS(1) on the north 
side and CS(3) on the south side, as well as between CS(2) on the east side and OS(4) on 
the west side.  
On the north side, 4 interconnects are made as shown in blue in the figure, 
connecting the IS or CS on the north side to the CS or OS on the south side respectively; 
as well as the IS or CS on the south side to the CS or OS on the north side respectively. 
Two VIAs are needed to make each connection as shown.  
 
5.5.2 Routing Set B Interconnects 
Set B connects switches on adjacent sides, such as between IS(1) on the north side 
and CS(4) on the west side, between CS(3) on the south side and OS(2) on the east side. 
Only one VIA is needed for such a connection.  
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5.6 Floor Plan of a 256x256 Clos-network switch 
 
Figure 5.21 Floor plan of a 256x256 Clos-network switch 
 
Figure 5.21 shows the full floor plan of the 256x256 switch chip. The 256 links 
between the input stage, central stage and output stage switches are contained in the grey 
boxes in the figure. Instead of using VIAs, repeaters are placed to reduce long wire delay 
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and keep the signal swing through the 3-stage network. High speed serial link I/O circuits 
are placed at the peripheral areas to connect to I/O pads. 
Appendix A provides a more detailed description of the floor plan design of a Clos 
network switch. 
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CHAPTER 6 
SIMULATION RESULTS 
In this chapter, we present simulation results as proof-of-concept of the proposed 
256x256 switching system.  
6.1 Matlab Simulation of The Asymmetric Serial Link 
Prove the idea of the asymmetric serial link synchronization procedure, we 
simulated via Matlab to demonstrate the bit synchronization process. Figure 6.1 shows the 
test bench for the bit synchronization process. We use the Alexander phase detector 
structure to build the phase detector as shown in Figure 6.2 [52]. The phase generator has 
6-bits controls, which can provide 64 phase steps resulting in 6.25ps phase resolution.  
Data
PD1 FSM1 PG1
2 6
FSM2
2 6
PD2 PG2
RX CLK
TX CLK
 
Figure 6.1 Test bench for bit synchronization process 
data D Q
clock
D Q
D Q D Q
Do+
Do-
 
Figure 6.2 The Alexander phase detector circuit 
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Figure 6.3 shows the output step numbers of the phase generator PG1 and PG2, 
where x-axis is the clock cycle number. The bit synchronization of sw-to-si starts at time 
0. The output of PG 1 increases linearly until bit synchronization is achieved at node A. 
The bit synchronization of si-to-sw begins at time T1. The output of PG2 is increased to B 
and then drops to C by 16 steps, corresponding to the 90° phase shift (data is sampled at 
both edges of clock). During regular data transmission, pseudo random bit sequences 
(PRBS) are sent. Both step numbers of PG1 and PG2 change linearly with time. There is 
also a fixed difference between them which is expected according to Equation (16).  
If the PG takes two packets time, which is 72-bits time, to change its step, the 
frequency tolerance between the switch interface and the crossbar switch should be less 
than 220ppm (parts for million) as stated in Equation (17).  
PG1: 
PG2: 
T1 
B 
C 
A 
Figure 6.3 Matlab simulation of phase generator outputs 
 
6.2 Control Plane Simulation 
We first implemented the proposed control plane in Verilog Hardware Description 
Language and synthesized the codes in an Altera Stratix II FPGA board.  The PLDA PCI 
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Express 2.0 IP core [33] is used in the test bench as shown in Figure 6.4 to generate PCIe 
packets. A digital mux-based crossbar switch is also designed for the physical plane in the 
proposed switch. A packet generator feeds PCIe packets such as memory read/write, I/O 
configuration to the IP core.  
Control signals are sent from the scheduler to CP for routing and output contention 
solution. The output of the crossbar switch is compared with the packet generator to verify 
the functions of CP. In one-stage CP, the worst case delay for sending one RTS and 
receiving one CTS is 6 clock cycles. In the three-stage CP, the delay increases by three 
times to 18 cycles.  
Counting the delay of processing PCIe packets in the SI, the total delay for 
scheduling a PCIe packet can be limited to 100 clock cycles [19].  
Power estimation for the CP is also performed. Using the Altera PowerPlay Early 
Power Estimator [34], the proposed CP dissipates 0.5W power under 250 MHz traffic load. 
 
Figure 6.4 Test bench for Control Plane 
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The Control Plane is further designed and optimized at the transistor-level to 
minimize the delay and power consumption using TSMC 65nm CMOS process. Figure 6.5 
shows the critical signal waveforms of one port in the Control Plane. As shown, RTS_DSA 
“1010” was sent from Port P4 and it took 4 clock cycles to route the signal for contention 
resolution. Contention was solved and captured at the 5th clock edge. At the 6th clock cycle, 
CTS signal was sent back to Port P4 through the Primitive Interface and the crossbar switch 
was set through “G11” signal.  
For the crossbar switch reset process, a separate RTS_RESET signal was sent from 
the Primitive Interface to reset all logic. Figure 6.6 shows the layout of the control plane. 
The power consumption is 0.08W power under 250 MHz traffic load, which is almost 1/5 
compared with FPGA implementation.  
 
Port P4
 input
Port P10 
output
RTS_DSA
AR_CLK
Demux_EN
Sel<250>
RTS_RESET
CLK
Figure 6.5 Signal waveforms of port P4 in the Control Plane 
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De-multiplexers
Multiplexers
CTS/NCTS logic
 
Figure 6.6 Layout of the Control Plane 
 
6.3 Full Crossbar Switch Fabric 
The full crossbar switch fabric comprises of 48 16x16 crossbar switch planes and 
the control planes. We first present the 16x16 crossbar switch plane layout and simulation 
results. We then present the whole crossbar switch fabric layout and summarize the 
specifications.  
6.3.1 16x16 Crossbar Switch Plane 
We designed the layout of 16x16 crossbar switch plane using the TSMC 65nm 
CMOS process. Figure 6.7 shows the layout of the 16x16 switch plane. Table 6.1 gives the 
layout size and the post-layout simulation results. A link rate of 5 Gb/s is achieved using 
the asymmetric serial link method described earlier [27].  
The average power consumption is measured by transmitting randomly destined 
packets at a switching frequency of 200MHz. The simulations are done in the typical 
process corner, under normal condition with a 1.2V supply voltage. 
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Physical Plane
Control Plane
Physical Plane
 
Figure 6.7 Layout of the 16x16 switch plane 
 
Table 6.1 Simulation results of 16x16 switch plane 
Switch Plane Results 
Layout Size 138.34µm*370.45µm 
Post-layout delay 91.9ps 
Average Power  80.43mW 
 
6.3.2 256x256 Three-stage Crossbar Switch Fabric 
For the three-stage implementation, repeaters are needed between stages to drive 
long wire interconnects. We layout the three-stage crossbar switch fabric as shown in 
Figure 6.8. Table 6.2 gives the delay and average power consumption for the three-stage 
switch core. 
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Figure 6.8 Layout of the 256x256 switch fabric 
 
Table 6.2 Simulation results of Clos-network crossbar switches 
PP(256x256) Three-Stage 
Layout area 2.23mm*2.50mm 
Worst case delay 320.9ps 
Average Power  0.56W 
 
If we assume power consumption of the asymmetric high speed serial link I/O is 
around 38mW per port [49] [50], total power consumption is 9.73W for 256 ports. This 
9.73W power requirement dominates the comparatively small PP and CP power 
consumption.   
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We believe the total power consumption of chip will be limited in 11 Watts. This 
result is attractive compared with today’s commercial PCIe switches as summarized in 
Table 6.3. The power efficiency of the proposed switch fabric has been improved by almost 
3 times with more than doubled switch size. 
 
Table 6.3 Power Comparison of Crossbar Switches 
PCIe 2.0 
packet switch 
Switch 
size 
Switch 
latency 
Aggregate 
capacity 
Power 
dissipation  
Power efficiency 
 (mW/ Gb/s) 
Proposed Switch  256x256 40ns 2.048 Tb/s 11W 5.37 
PEX8696 96x96 176ns 768 Gb/s 10.2W 13.28 
PI7C9X2050 8x8 150ns 64 Gb/s 1W 15.63 
 
 
 
 
 
 
 
 
99 
 
CHAPTER 7 
CONCLUSION AND FUTURE WORK 
7.1 Conclusion 
In this dissertation, we present a novel switching system for network and I/O 
virtualization. The proposed switching system uses PCI express as the interconnect 
protocol and serves as a TOR switching appliance in data centers. The proposed switch 
fabric interconnects 256x256 PCIe 2.0 lanes, which can provide a throughput of 2.05 Tb/s. 
We attempts to address the issue of designing and implementing PCIe switch with 
large number of input/output port by switching PCIe packets just above Physical Layer. By 
routing customized headers in encapsulated PCIe packets, the proposed switching system 
would transmit the original PCIe signals with little processing, thereby making the system 
appear as a simple physical medium for different hosts with virtualized IO. The proposed 
switch fabric reduces latency and power consumption compared with conventional 
switches while increasing the switch size from less than a hundred ports to potentially more 
than a thousand ports.  
An asymmetric serial link is adapted and designed to further reduce the power 
consumption and latency in the switch fabric. Timing recovery circuitries are moved from 
the switch fabric to the switch access cards. Bit and frame synchronization processes are 
discussed in detail in the first calibration stage after system bootup. 
We propose to use a 3-stage Clos network to build the switch fabric. Carrier sensing 
is performed in a stage-by-stage manner. If a carrier is sensed in any one of the stages, 
collision avoidance is exercised via delayed or alternative transmission. We choose to 
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implement the CSMA/TS-FR mechanism in the proposed switching system after the 
queuing analysis is performed.   
A new multi-stage output contention resolution algorithm is proposed in this 
dissertation. Output contention is resolved recursively basis on a first-come-first-server or 
round-robin manner. It utilizes an out-of-band protocol of Request-To-Send (RTS), Clear-
To-Send (CTS) before sending PCIe packets through the switch fabric.  
Two major parts of the switching system, namely the control plane and physical 
plane, are designed and laid out in CMOS technology. Simulation works have 
demonstrated the operation of this switching system, establishing and releasing connection 
between two hosts. The idea of the asymmetric serial link synchronization procedure is 
proven in Matlab simulation. The proposed switch fabric improves the power efficiency 
by almost 3 times compared with today’s commercial PCIe switches. 
In conclusion, this dissertation proposes a novel switching system aiming to 
maximize switching throughput while minimize power consumption and latency. 
Hardware implementations and simulation works have demonstrated the proof of concept 
of such system. 
 
7.2 Future Work 
This work is focused on the design and implementation of a switching system on 
the switch side. However, hardware implementation of the switch access card is uncovered. 
Functions such as multi-protocol over PCIe adapter, packet scheduler mentioned in 
Chapter 4 should be further designed and implemented. Besides the development of the 
switch access card, system level integration and verification of the proposed switching 
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system are also needed. In addition, proper software developments are necessary for 
adapting the system into network and I/O virtualization applications. 
The crossbar switch core is implemented in a full-swing, single-ended fashion. 
However, in order to further reduce the delay and power consumption as well as improve 
the bandwidth, low-swing differential signaling or current switching techniques [53] can 
be used in the crossbar switch design. We also need more works on implementing the pre-
emphasis transmitters, equalize receivers [50] and PLL circuits in the asymmetric serial 
link to meet PCI express 2.0 standard.  
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APPENDIX A  
FLOOR PLAN DESIGN OF A CLOS-NETWORK SWITCH 
A.1 Problem Definition 
Figure A.1 shows the connection diagram of a folded Clos-network switch. The 
notation of ports, switches, and links is in Table A.1. The link notation between IS(i) and 
CS(j) needs to be LI(i, h; h,i) in Clos network where for integer number “i” and “j”, 1 ≪
𝑖 ≪ 16, 1 ≪ ℎ ≪ 16. 
Input 
Switch (1)
IS(2)
IS(16)
Central 
Switch (1)
CS(2)
CS(16)
Output Port (1)
OP(1, 1)
LI(1, 1; 1, 1)
Input Port (1)
IP(1, 1)
LI(i,h; j, k)
 
 
Figure A.1 Connection diagram of a folded Clos network 
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Table A.1 Notation table 
Notation  Description 
IS(i) The i th input switch 
CS(j) The j th central switch 
OP(i, h) The h th output port at IS(i) 
IP(j, k) The k th input port at CS(j) 
LI(i, h; j, k) The link between OP(i, h) and IP((j, k) 
 
A.2 Switches and interconnects routing 
Figure A.2 shows the placement of 32 input/central switches and five areas (north, 
south, west, east and central) where Metal1-2 VIAs are placed to connect signal paths 
horizontally and vertically. Vertical signal paths use Metal 1 layer while horizontal paths 
use Metal 2 layer. One detailed structure of switch plane (IS4) is shown in the figure. It has 
16 I/O ports at top and bottom of the standard cell layout area. The top ports are connected 
to the bottom ports respectively inside the switch (not shown in the figure). As the 256 LIs 
are further grouped into two sets as shown in Table A.1, the five areas are labeled under 
these two sets where vertical and horizontal signals are connected to form LIs. To be more 
specific, the grey boxes in the central area are where VIAs to be placed to form Set A 
interconnects. 
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Table A.2 Two sets of LIs in a 128x128 switch 
LI (i, 
h; h, 
i) 
Set A Set B 
𝑖 ∈ {1, 2, 3, 4}
∪ {9, 10, 11, 12} 
{1, 2, 3, 4}
∪ {9, 10, 11, 12} 
{1, 2, 3, 4}
∪ {9, 10, 11, 12} 
{5, 6, 7, 8}
∪ {13, 14, 15, 16} 
ℎ ∈ {5, 6, 7, 8}
∪ {13, 14, 15, 16} 
∈ {5, 6, 7, 8}
∪ {13, 14, 15, 16} 
{5, 6, 7, 8}
∪ {13, 14, 15, 16} 
{1, 2, 3, 4}
∪ {9, 10, 11, 12} 
Total 
# of 
LIs 
64 64 64 64 
 
IS1
CS1 CS2
IS2 IS3
CS3
IS4
CS4
5
5
6
6
7
7
8
8
9
910
1011
11
12
12
13
13
14
14
15
15
16
16
North 
area
Set A
Set ASet A
Set A
Set B
Central 
area
South
Area
West
Area
East
Area
IS4
IP(4,1)
IP(4,16)
 
Figure A.2 Placement of switch planes and routing area 
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Before we demonstrate the routing pattern for 128x128 switch, a simpler 64x64 
folded Clos network switch is discussed. Figure A.3 shows the detailed layout of a 64x64 
Clos network switch which consists of 8 input switches and 8 central switches. Red vertical 
signal paths use Metal 1 layer while blue horizontal paths use Metal 2 layer (underneath 
Metal 1 layer). They are connected to different I/O ports in the switches. LI(i, h; h,i) links 
are then made through the black square Metal1-2 VIAs connecting Metal 1 paths and Metal 
2 paths as depicted in the figure. Same as the routing for 128x128 switch, LIs are split into 
two sets where Set A routing lies in peripheral areas (NESW areas) and Set B routing is in 
the center area in Table A.2.  
To simplify the discussion, we consider the size of a standard cell switch is “8”x”4” 
(in µm x µm scale) which results the width of Metal 1 and 2 signal paths connecting to the 
switch ports is “1”. Therefore, the size of a Metal 1-2 VIA is “1”x”1”. As shown in Figure 
A.3, there is no overlap area neither between vertical signal paths nor horizontal ones due 
to the proper placement of switches. As a result, a size of “64”x”64” for the central area is 
required. We further discuss the routing pattern for two different sets as following. 
 
Table A.3 Two sets of LIs in a 64x64 switch 
LI (i, h; h, i) Set A Set B 
𝑖 ∈ {1, 2} ∪ {5, 6} {3, 4} ∪ {7, 8} {1, 2} ∪ {5, 6} {3, 4} ∪ {7, 8} 
ℎ ∈ {1, 2} ∪ {5, 6} {3, 4} ∪ {7, 8} {3, 4} ∪ {7, 8} {1, 2} ∪ {5, 6} 
Total # of LIs 16 16 16 16 
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CS(1)
IS(1)
CS(2)
IS(2)
CS(3)
IS(3)
CS(4)
IS(4)
CS(5)
IS(5)
CS(6)
IS(6)
CS
(7
)
IS
(7
)
CS
(8
)
IS
(8
)
North
Area
East
Area
West
Area
South
Area
Central
Area
 
Figure A.3 Layout of a 64x64 Clos switch 
 
112 
 
A.3 Routing Set A interconnects (64x64) 
CS(1)
IS(1)
CS(2)
IS(2)
CS(5)CS(6)
North
Area
Central
Area
West
Area
East
Area
OP(6, 1) OP(5, 1)
Y
X
 
Figure A.4 Routing in north area 
 
As discussed previously, there are totally 32 interconnects in Set A which are 
equally distributed in the four peripheral areas. For simplicity, only the north side routing 
pattern is demonstrated and explained in Figure A.4. The routing patterns in the other areas 
are similar.  
In the north area, 8 interconnects are made as shown in the figure. As all the signals 
coming from input and central switches are travelling through Metal 1 vertical paths, two 
VIAs and Metal 2 horizontal path are needed to establish one link connection. 16 VIAs and 
8 Metal 2 horizontal signal paths are required. The routing problem now becomes how to 
place these VIAs and horizontal signal paths to minimize the north area. 
To better explain the problem, an x-y coordinate axis is built in the figure.  As the 
geometric placement of switch planes and port position are pre-determined, the x-
coordinates of different ports are fixed. If we use the same switch size mentioned before 
(“8“x”4”), for example, the x-coordinate of OP(6, 1) is “16” and for IP(1,6) it is “30”. 
113 
 
These two x-coordinates are also the x-coordinates for a pair of VIAs with a same y-
coordinate to form the link LI(1,6 ; 6,1). This pair of VIAs is connected using one Metal 2 
horizontal signal path. The problem is further simplified to find the proper x-y coordinate 
of 8 pairs of VIAs. 
8 pairs of VIAs can use 8 different y-coordinates to establish all the connections. 
For example, LI(1, 6; 6,1) uses the VIA pair [(30,5),(16, 5)], LI(1, 5; 5, 1) uses the VIA 
pair [(31,6), (48,6)] (assuming the size of switch is “8”x”4”, horizontal paths can be placed 
with y-coordinate starting at “5”). This placement of VIA pairs can be further optimized 
by having multiple VIA pairs sharing the same y-coordinate as shown in Figure A.4. LI(1, 
6; 6,1) and LI(2,5; 5, 2) share the same y-coordinate, the same case for LI(1,1;1,1) and 
LI(2, 2; 2, 2). The following steps demonstrate the routing pattern and the result is shown 
in Table A.6. 
Step 1: Calculate all the x-coordinates for 8 pairs of VIAs and find its distance to west or 
east value in each pair. 
Step 2: Sort the VIA pairs with the same D2W or D2E in groups and calculate the 
responding m value from Table A.5 
Step 3: Start from the smallest D2W, find the responding “i” and all VIA pairs in that 
group. 
1) Among the LIs, find the LI with the smallest input switch and assign the first y-
coordinate to the LIs with input switch numbers increasing by “1” till all input 
switches are checked. (For example, if i=1 and LI with the smallest input switch 
is IS(1), all the LIs with IS(1), IS(2), IS(3), IS(4) will be assign the same y-
coordinate(initial value would be “5”) 
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2) Y-coordinate increases by “1”, exclude the LIs assigned in 1) and repeat 1) to 
assign the y-coordinate. 
3) End the iteration till all LIs are assigned. 
Step 4:  Find the next smallest D2W and repeat Step 3 till all D2Ws are checked. 
Step 5: Y-coordinate increases by “1”. 
Step 6:  Start from the smallest D2E, find the responding “i” and all VIA pairs in that 
group. 
1) In all the LIs, find the LI with the smallest input switch and assign the first y-
coordinate to the LIs with input switch numbers increasing by “1” till all input 
switches are checked. (if i=2 and the smallest input switch found is IS(2), the LIs 
would be with IS(2) and IS(4)) 
2) Y-coordinate increases by “1”. Exclude the LIs assigned in 1) and repeat 1) to 
assign the next y-coordinate 
3) End the iteration until all LIs are assigned. 
These steps can be further converted into script codes running in CAD layout 
routing tools. 
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Table A.4 Notation Table 
Distance to West(D2W) The horizontal distance of any ports in IS(i) to any ports in 
CS(j) of its west in terms of switch plane count. For 
example, Distance to West of IP(1,1) to OP(1,1) is 1 and of 
IP(1,6) to OP(6,2) is 2.  
Distance to East(D2E) Similar to Distance to West, it is the horizontal distance of 
any ports in IS(i) to any ports in CS(j) of its east in terms of 
switch plane count.  For IP(1,5) to OP(5,2) it is 2.  
n Number of total input switches 
m number of LIs shares the same Row i th 
 
Table A.5 Calculation for number of LIs sharing the same Row i th 
D2W D2E m 
D2W={
4 ∗ (𝑖 − 1) + 1
4 ∗ (𝑖 − 1) + 2
   
where 𝑖 ∈ {1, 2, ……𝑛} 
N/A max⁡{
𝑛
2𝑖−1
, 1} 
N/A 
D2E={
4 ∗ (𝑖 − 1) − 2
4 ∗ (𝑖 − 1) − 1
   
where 𝑖 ∈ {2, ……𝑛} 
max⁡{
𝑛
2𝑖−2
− 1,1} 
 
Table A.6 Routing results 
y-coordinate D2W D2E m LIs 
5 1 N/A 2 LI(1,1; 1,1), 
LI(2,2;2,2) 
6 2 N/A 2 LI(1,6; 6,1), 
LI(2,5;5,1) 
7 5 N/A 1 LI(2,1; 1,2) 
8 6 N/A 1 LI(2,6; 6,2) 
9 N/A 2 1 LI(1,5; 5,1) 
10 N/A 3 1 LI(1,2; 2,1) 
 
A.4 Routing Set B interconnects (64x64) 
Figure A.5 shows the routing and VIA placement in central area. An x-y coordinate 
axis is built at the center of the area to better demonstrate the routing pattern. As shown in 
the figure, the geometric placement of all input and central switches is pre-determined and 
as a result either x or y-coordinate for all ports in any switches are fixed. For example, IP(1, 
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3) would have a x-coordinate value “-14” and OP(3,1) would have a y-coordinate value 
“8”. The intersection where these two signal paths cross lies a VIA with x-y coordinate (-
14, 8) which forms the LI(1,3; 3,1). Because of this property, the x-y coordinates of all 32 
VIAs that are needed for 32 LIs would be pre-determined and fixed. The following section 
will discuss the placement pattern of these VIAs. 
Figure A.6 shows the NW corner of the central area where 8 LIs are formed. The 
grey areas are where 8 VIAs are placed.  The x-y coordinates of these VIAs can be easily 
obtained from FigureA.6. If we label the NW corner area as “11”, these 8 x-y coordinates 
are can be expressed as 𝑉𝑖11(𝑥, 𝑦)  where 𝑖⁡ ∈ {1,2,… 8}  and “i” means the ith VIA as the 
x-coordinate value increases. Table A.7 shows the x-y coordinates of VIAs in area “11”. 
And all VIAs in the central area can be represented as 𝑉𝑖𝑎,𝑏(𝑥, 𝑦) where 𝑎⁡ ∈ {1,2}, 𝑏⁡ ∈
{1,2} shown in Figure A.5. All 𝑉𝑖𝑎𝑏(𝑥, 𝑦)s have very similar patterns and the relationship 
between them is expressed in Table A.8. All VIAs locations can be calculated as one group 
of 𝑉𝑖𝑎𝑏(𝑥, 𝑦) is obtained. 
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Figure A.5 Routing in central area 
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Figure A.6 NW corner of the central area 
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Table A.7 x-y coordinates in 𝑽𝒊𝟏𝟏(𝒙, 𝒚) (64x64) 
𝑽𝒊𝟏𝟏(𝒙, 𝒚) 𝑳𝑰(𝒊, 𝒉; 𝒉, 𝒊) 
𝑽𝟏𝟏𝟏(−𝟑𝟐, 𝟐𝟐) 𝑳𝑰(𝟔, 𝟖; 𝟖, 𝟔) 
𝑽𝟐𝟏𝟏(−𝟐𝟕, 𝟏𝟏) 𝑳𝑰(𝟔, 𝟑; 𝟑, 𝟔) 
𝑽𝟑𝟏𝟏(−𝟐𝟒, 𝟑𝟎) 𝑳𝑰(𝟖, 𝟔; 𝟔, 𝟖) 
𝑽𝟒𝟏𝟏(−𝟏𝟗, 𝟑) 𝑳𝑰(𝟑, 𝟔; 𝟔, 𝟑) 
𝑽𝟓𝟏𝟏(−𝟏𝟒, 𝟖) 𝑳𝑰(𝟑, 𝟏; 𝟏, 𝟑) 
𝑽𝟔𝟏𝟏(−𝟗, 𝟐𝟓) 𝑳𝑰(𝟖, 𝟏; 𝟏, 𝟖) 
𝑽𝟕𝟏𝟏(−𝟔, 𝟏𝟓) 𝑳𝑰(𝟏, 𝟑; 𝟑, 𝟏) 
𝑽𝟖𝟏𝟏(−𝟏, 𝟕) 𝑳𝑰(𝟏, 𝟖; 𝟖, 𝟏) 
 
 
Table A.8 Relationship between different 𝑽𝒊𝒂𝒃(𝒙, 𝒚) (64x64) 
Original 𝑽𝒊𝒂,𝒃 Adjacent  𝑽𝒊𝒂′,𝒃′ 
𝑽𝒊𝒂,𝒃(𝒙, 𝒚)⁡ 𝑽𝒊𝒂,𝒃+𝟏(𝒙 + 𝟑𝟑, 𝒚 + (−𝟏)
𝒊) 
𝑽𝒊𝒂,𝒃(𝒙, 𝒚) 𝑽𝒊𝒂,𝒃+𝟏(𝒙 − 𝟑𝟑, 𝒚 + (−𝟏)
𝒊+𝟏) 
𝑽𝒊𝒂,𝒃(𝒙, 𝒚) 𝑽𝒊𝒂+𝟏,𝒃(𝒙 + (−𝟏)
𝒊+𝟏, 𝒚 − 𝟑𝟑) 
𝑽𝒊𝒂,𝒃(𝒙, 𝒚) 𝑽𝒊𝒂−𝟏,𝒃(𝒙 + (−𝟏)
𝒊, 𝒚 + 𝟑𝟑) 
 
 
 
 
 
A.5 Routing Set A interconnects (128x128) 
By following the routing pattern above, all 32 pairs of VIA y-coordinates in north 
area can be calculated as shown in Table A.9. As the x-coordinates are all prefixed, then 
all VIAs in north area are located. The routing pattern calculations for the rest area in Set 
A are similar and not shown here. 
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Table A.9 VIA locations in north area 
y-coordinate  D2W D2E m LIs 
5 1 N/A 4 LI(1,1; 1,1), LI(2,2;2,2), LI(3,3; 3,3), 
LI(3,3;3,3) 
6 2 N/A 4 LI(1,12; 12,1), LI(2,11; 11,2), LI(3,10; 
10,3), LI(4,9; 9,4), 
7 5 N/A 2 LI(2,1; 1,2), LI(4,3; 3,4) 
8 5 N/A 1 LI(3,2; 2,3) 
9 6 N/A 2 LI(2,12; 12,2), LI(4,10; 10,4) 
10 6 N/A 1 LI(3,11; 11,3) 
11 9 N/A 1 LI(3,1; 1,3) 
12 9 N/A 1 LI(4,2; 2,4) 
13 10 N/A 1 LI(3,12; 12,3) 
14 10 N/A 1 LI(4,11; 11,4) 
15 13 N/A 1 LI(4,1; 1,4) 
16 14 N/A 1 LI(4,12; 12,4) 
17 N/A 2 3 LI(1,11; 11,1), LI(2,10; 10,2), LI(13,9; 
9,13) 
18 N/A 3 3 LI(1,2; 2,1), LI(2,3; 3,2), LI(13,4; 4,13) 
19 N/A 6 1 LI(1,10; 10,1) 
20 N/A 6 1 LI(2,9; 9,2) 
21 N/A 7 1 LI(1,3; 3,1) 
22 N/A 7 1 LI(2,4; 4,2) 
23 N/A 10 1 LI(1,9; 9,1) 
24 N/A 10 1 LI(1,4; 4,1) 
 
 
 
 
A.6 Routing Set B interconnects (128x128) 
As mentioned before, if one group of 𝑉𝑖𝑎𝑏(𝑥, 𝑦) can be obtained, all other VIAs 
locations can be calculated following the relationship shown in Table A.10. The x-y 
coordinates of 𝑉𝑖22(𝑥, 𝑦) is obtained in Table A.9. Figure A.11 shows some VIA locations 
in 𝑉𝑖22(𝑥, 𝑦), and the rest 𝑉𝑖𝑎𝑏(𝑥, 𝑦)⁡would have similar patterns.  
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Table A.10 x-y coordinates in 𝑽𝒊𝟐𝟐(𝒙, 𝒚) (128x128) 
𝑉𝑖22(𝑥, 𝑦) 𝐿𝐼(𝑖, ℎ; ℎ, 𝑖) 
𝑉122(−63, 43) 𝐿𝐼(11,15; 15,11) 
𝑉222(−54, 22) 𝐿𝐼(11,6; 6,11) 
𝑉322(−47, 59) 𝐿𝐼(15,11; 11,15) 
𝑉422(−38,6) 𝐿𝐼(6,11; 11,6) 
𝑉522(−27, 15) 𝐿𝐼(6,2; 2,6) 
𝑉622(−18, 50) 𝐿𝐼(15,2; 2,15) 
𝑉722(−11, 31) 𝐿𝐼(2,6; 6,2) 
𝑉822(−2, 34) 𝐿𝐼(2,15; 15,2) 
 
 
Table A.11 Relationship between different 𝑽𝒊𝒂𝒃(𝒙, 𝒚) (128x128) 
Original 𝑉𝑖𝑎,𝑏 Adjacent  𝑉𝑖𝑎′,𝑏′ 
𝑉𝑖𝑎,𝑏(𝑥, 𝑦)⁡ 𝑉𝑖𝑎,𝑏+1(𝑥 + 65, 𝑦 + (−1)
𝑖) 
𝑉𝑖𝑎,𝑏(𝑥, 𝑦) 𝑉𝑖𝑎,𝑏+1(𝑥 − 65, 𝑦 + (−1)
𝑖+1) 
𝑉𝑖𝑎,𝑏(𝑥, 𝑦) 𝑉𝑖𝑎+1,𝑏(𝑥 + (−1)
𝑖+1, 𝑦 − 65) 
𝑉𝑖𝑎,𝑏(𝑥, 𝑦) 𝑉𝑖𝑎−1,𝑏(𝑥 + (−1)
𝑖 , 𝑦 + 65) 
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Figure A.7 Floor plan of the 128x128 switch 
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A.7 Proof for Design Correctness 
The proof is consisted of two part, one part is for Set A interconnects, and the 
other part is for Set B interconnects. 
 
A.7.1 Proof for routing Set A interconnects 
The correctness of routing for Set A interconnects can be verified by proving the 
routing in one-direction area (shown as north area in Figure A.1. The proof procedure 
consists of two steps.  
Step 1: 
We covert the 32 interconnects  
LI(i, h; h, i) where 𝑖 ∈ {1, 2, 3, 4}, ℎ ∈ {1, 2, 3, 4} ∪ {9, 10, 11, 12}) into integer 
coordinate pairs (x,y) where 𝑥 ∈ [1,256], 𝑦 ∈ [1,32] in the north area depicted in Figure 
A.2. 
For LI(i, h; h, i) where 𝑖 ∈ {1, 2, 3, 4}, ℎ ∈ {1, 2, 3, 4}, there are 32 pairs of (x, y) 
where two integer pairs share the same value of 𝑦 ∈ [1,16]. It will give us 32 sets of (x, 
y) pairs as shown below.   
{(x1, y1) = (64*i-16+h, y), (x2, y2) = (64*h-32+i, y)}  
where 𝑖 ∈ {1, 2, 3, 4}, ℎ ∈ {1, 2, 3, 4}, 𝑦 ∈ [1,16] 
For LI(i, h; h, i) where 𝑖 ∈ {1, 2, 3, 4}, ℎ ∈ {9, 10, 11, 12}, there are 32 pairs of (x, 
y) where two pairs share the same value of 𝑦 ∈ [17,32]. It will give us 32 sets of (x, y) 
pairs as shown below.   
{(x1, y1) = (64*i-16+h, y), (x2, y2) = (64*(13-h)-48-(i-1), y)}  
where 𝑖 ∈ {1, 2, 3, 4}, ℎ ∈ {1, 2, 3, 4}, 𝑦 ∈ [17,32] 
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Step 2 
We create a 256x32 zero matrix Dij and set the value of Dij to “1” where (i,j)=(x,y)  
found previously. By calculating the summation of row vectors and column vectors, the 
design can be proved if and only if 
∑ 𝐷𝑖𝑗 ∈ {0,2}
256
𝑖=1 ⁡&  ∑ 𝐷𝑖𝑗 ∈ {0,1}
32
𝑗=1  
 
A.7.2 Proof for routing Set B interconnects 
The proof procedure consists of two steps.  
Step 1: 
We covert the 128 interconnects into coordinate pairs (x,y) where 𝑥 ∈ [1,256], 𝑦 ∈
[1,256] in the central area depicted in Table A.12. 
 
Table A.12 Conversion between LI(i, h; h, i) and (x, y) coordinate 
LI(i, h; h, i) (x, y) Conversion equations 
𝑖 ∈ {1, 2, 3, 4}, ℎ ∈ {5, 6, 7, 8} (x, y) = (64*i-16+h, 64*(h-4)-32+i) 
𝑖 ∈ {1, 2, 3, 4}, ℎ ∈ {13, 14, 15, 16} (x, y) = (64*i-16+h, 64*(17-h)-32-(i-1)) 
𝑖 ∈ {9, 10, 11, 12}, ℎ ∈ {5, 6, 7, 8} (x, y) = (64*(13-i)-48-(h-1), 64*(h-4)-
32+i) 
𝑖 ∈ {9, 10, 11, 12}, ℎ ∈ {13, 14, 15, 16} (x, y) = (64*(13-i)-48-(h-1), 64*(17-h)-
32-(i-1)) 
𝑖 ∈ {5, 6, 7, 8}, ℎ ∈ {1, 2, 3, 4} (x, y) = (64*h-32+i, 64*(i-4)-16+h) 
𝑖 ∈ {5, 6, 7, 8}, ℎ ∈ {9, 10, 11, 12} (x, y) = (64*(13-i)-32-(h-1), 64*(x-4)-
16+i) 
𝑖 ∈ {13, 14, 15, 16}, ℎ ∈ {1, 2, 3, 4} (x, y) = (64*h-32+i, 64*(17-i)-64+h) 
𝑖 ∈ {13, 14, 15, 16}, ℎ ∈ {9, 10, 11, 12} (x, y) = (64*(13-h)-32-(i-1), 64*(17-i)-
64+h) 
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Step 2: 
We create a 256x256 zero matrix Dij and set the value of Dij to “1” where (i,j)=(x,y)  
found previously. By calculating the summation of row vectors and column vectors, the 
design can be proved if and only if 
∑ 𝐷𝑖𝑗 ∈ {0,1}
256
𝑖=1    &  ∑ 𝐷𝑖𝑗 ∈ {0,1}
256
𝑗=1  
The design correctness of the proposed floor plane has been calculated and verified 
in Matlab. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
